

AAP6011A 7.5V to 40V Input Supply, Synchronous Buck Converter

GENERAL DESCRIPTION

The AAP6011A is a wide input voltage, high efficiency current mode synchronous buck converter that achieves excellent load and line regulation. The AAP6011A operates in either constant output current (CC) mode or constant output voltage (CV) mode. The CC current value is set by an external sense resistor. AAP6011A provides up to 3.5A output current at 125kHz switching frequency.

The AAP6011A is in a Green SOIC-8 (Exposed Pad) package. It is rated over the -40°C to +85°C temperature range.

APPLICATIONS

Car Chargers/Adaptors Rechargeable Portable Devices Battery Chargers

TYPICAL APPLICATION

FEATURES

- Wide 7.5V to 40V Input Voltage Range
- Fixed 125kHz Switching Frequency
- Duty Cycle Range (0 ~ 100%)
- CC/CV Mode Control
- Up to 3.5A Output Current
- High Efficiency Up to 95%
- 0.797V Reference Voltage
- Output Short Circuit Protection
- FB Resistance Short Protection
- Nearly Zero Input Current at Short Circuit Protection
- Internal Soft-Start
- Programmable Output Cable Compensation
- Thermal Shutdown Protection
- Available in a SOIC-8 (Exposed Pad) Package
- RoHS Compliant and Halogen Free





Figure 1. Typical Application Circuit


PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION	
AAP6011A	SOIC-8 (Exposed Pad)	-40°C to +85°C	AAP6011ASW8	AAP6011A XXXXXX	Tape and Reel, 2500	

ORDER INFORMATION



MARKING INFORMATION



ABSOLUTE MAXIMUM RATINGS

PVIN to SGND	0.3V to 42V
SW (DC) to SGND	0.3V to V _{PVIN} + 0.3V
FB, CS to SGND	0.3V to 6V
Package Thermal Resistance	
SOIC-8 (Exposed Pad), θ _{JA}	
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (Soldering, 10s)	+260°C
ESD Susceptibility	
HBM	1000V
MM	200V
CDM	1000V

RECOMMENDED OPERATING CONDITIONS

Operating Temperature Range.	-40°C to +85°C
Junction Temperature	-40°C to +125°C

OVERSTRESS CAUTION

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.

ESD SENSITIVITY CAUTION


This integrated circuit can be damaged by ESD if you don't pay attention to ESD protection. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.



PIN CONFIGURATION



PIN DESCRIPTION

PIN	NAME	DESCRIPTION
1	SGND	Signal Ground.
2	CS	Output Current-Sense (+) Pin.
3, 4	PVIN	Power Supply.
5, 6	PGND	Power Ground.
7	NC	No Connection. Leave it floating.
8	FB	Feedback Input.
Exposed Pad	SW	Switching Node. Connect an inductor between SW and the regulator output.



ELECTRICAL CHARACTERISTICS

(V_{IN} = 12V, typical values are at T_A = +25°C, unless otherwise noted.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Voltage Range		7.5		40	V
Input UVLO	V _{IN} rising		6.9		V
Input UVLO Hysteresis	V _{IN} falling		0.85		V
Input Supply Current	V _{FB} = 1V		1.56	2	mA
Input Supply Current	V _{OUT} = 5V, no load		1.7		mA
FB Feedback Voltage		775	797	820	mV
Internal Soft-Start Time			0.2		ms
Switching Frequency			125		kHz
Maximum Duty Cycle				100	%
Current Limit	Duty = 62%		6		А
Current-Sense Voltage	V _{cs}	70	78	86	mV
SW Leakage Current	V _{SW} = 0V		2.5	4	μA
High-side R _{DSON}			47		mΩ
Low-side R _{DSON}			20		mΩ
FB UVP Voltage			385		mV
Fault Recycle Time	V _{FB} = 0V		550		ms
Over-Temperature Shutdown	Temperature rising		160		°C
Over-Temperature Shutdown Hysteresis	Temperature falling		20		°C




TYPICAL PERFORMANCE CHARACTERISTICS


At $T_A = +25^{\circ}C$, $V_{IN} = 12V$, $V_{OUT} = 5V$, unless otherwise noted.





Time (200µs/div)




Time (200µs/div)









SG Micro Corp SGMICRO WWW.Sg-micro.com

AAP6011A

FUNCTIONAL BLOCK DIAGRAM




Figure 2. Block Diagram



DETAILED DESCRIPTION

The AAP6011A is a synchronous current mode buck PWM converter with programmable output CC/CV control.

Initialization

The AAP6011A creates its own internal supplies for use. The POR function continually monitors the input bias supply voltage at the PVIN pin. The POR function initiates soft-start operation after PVIN supply voltage exceeds its POR rising threshold voltage.

Soft-Start

The AAP6011A has an internal soft-start circuitry to reduce supply inrush current during startup conditions. The typical soft-start time is about 0.2ms. The power-on reset function initiates the soft-start process. Once the PVIN voltage falls below 6V, the controller will shut down until the voltage exceeds 6.9V again.

Switch Frequency

The internal oscillator frequency switches at 125kHz normally.

FB Resistance Short Protection

The AAP6011A detects FB resistance before startup. When the FB pin short circuit happens, the converter will not work until the FB short circuit condition is removed.

CC/CV Control and Output Short Protection

When the load current is less than the current-limit, the AAP6011A will regulate the output voltage and operate in the constant voltage mode. If the load current increases and reaches the current-limit point sensed by the CS pin, then the AAP6011A will enter the CC mode, and the output voltage will decrease. If the FB pin voltage is lower than 385mV, the AAP6011A will stop switching for a long time before initiating a new soft start. If the output over-current condition or output short condition is not removed, the converter will hiccup. By this long time sleeping at over-current or output under-voltage condition, the input current of the system is nearly zero.

Thermal Shutdown

Over-temperature protection limits total power dissipation in the device. When the junction temperature exceeds +160 $^{\circ}$ C, a thermal sensor forces the device into shutdown, allowing the die to cool. The thermal sensor turns the device on again after the junction temperature cools by 20 $^{\circ}$ C.



APPLICATION INFORMATION

Setting Output Voltages

The output voltage is set by external resistors. The V_{REF} is 0.797V. According to the typical application diagram:




Figure 3. Setting VOUT with a Resistor-Divider

Setting Constant-Current Threshold

The output constant-current value is set by a sense resistor between CS pin and GND, according to the following equation:

$$I_{\rm CC} = \frac{78 \text{mV}}{\text{R}_{\rm CS}}$$

Output Cable Compensation

Output cable compensation voltage can be set by R_1 (Figure 3).




Figure 4. Setting Cable Compensation

Inductor Selection

The external components required for the step-down are an inductor, input and output filter capacitors, and compensation RC network. AAP6011A provides best efficiency with continuous inductor current. A reasonable inductor value (L_{IDEAL}) can be derived from the following:

$$L_{\text{IDEAL}} = \frac{V_{\text{IN}} \times D \times (1-D)}{f_{\text{SW}} \times I_{\text{OUT}} \times K_{\text{RIPPLE}}}$$

where K_{RIPPLE} is the ratio of the inductor peak-to-peak current to the inductor DC current. Usually, we set K_{RIPPLE} between 10% - 30%. D is the duty cycle:

$$D = \frac{V_{\text{out}}}{V_{\text{in}}}$$

Given L_{IDEAL} , the peak-to-peak inductor current is $K_{RIPPLE} \times I_{OUT}$. The absolute-peak inductor current is $I_{OUT} \times (1 + 0.5K_{RIPPLE})$. Inductance values smaller than L_{IDEAL} can be used to reduce inductor size; however, if much smaller values are used, inductor current rises, and a larger output capacitance may be required to suppress output ripple. Larger values than L_{IDEAL} can be used to obtain higher output current, but typically with larger inductor size.

Output Capacitor Selection

The output capacitor is determined by the required ESR to minimize voltage ripple. Moreover, the amount of bulk capacitance is also a key for C_{OUT} selection to ensure that the control loop is stable. Loop stability can be checked by viewing the load transient response.

The output ripple is given by:

$$\Delta V_{\text{OUT}} \leq \Delta I_{\text{L}} \times (R_{\text{ESR}} + \frac{1}{8f_{\text{SW}} \times C_{\text{OUT}}})$$

The output ripple will be highest at maximum input voltage since ΔI_L increases with input voltage. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirement.



APPLICATION INFORMATION (continued)

Input Capacitor Selection

The input capacitor needs to be carefully selected to maintain sufficiently low ripple at the supply input of the converter. A low ESR capacitor is highly recommended. Since large current flows in and out of this capacitor during normal switching, its ESR also affects efficiency. Use small ceramic capacitors (CHF) for high frequency decoupling and bulk capacitors to supply the surge current needed each time high-side MOSFET turns on. Place the small ceramic capacitors (0.1μ F) physically between the PVIN pin and the PGND pin.

The input buck capacitor should also be placed close to the PVIN and GND, with the shortest layout traces possible. The important parameters for the buck input capacitor are the voltage rating and the RMS current rating. For reliable operation, select the bulk capacitor with voltage and current ratings above the maximum input voltage and largest RMS current required by the circuit. The capacitor voltage rating should be at least 1.25 times greater than the maximum input voltage and a voltage rating of 1.5 times is a conservative guideline. The RMS current is given by:

$$I_{\text{RMS}} = I_{\text{OUT}} \frac{V_{\text{OUT}}}{V_{\text{IN}}} \sqrt{\frac{V_{\text{IN}}}{V_{\text{OUT}}}} - 1$$

 I_{RMS} has a maximum at $V_{IN} = 2V_{OUT}$, where $I_{RMS} = I_{OUT}/2$. This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief.

EMI Consideration

Since parasitic inductance and capacitance effects in PCB circuitry would cause a spike voltage on SW node when high-side MOSFET is turned on/off, this spike voltage on SW may impact on EMI performance in the system. In order to enhance EMI performance, place an RC snubber between SW and PGND. It is strongly recommended to reserve the RC snubber during PCB layout for EMI improvement. Moreover, reducing the SW trace area and keeping the main power in a small loop will be helpful on EMI performance.

Layout is critical to achieve clean and stable operation. The switching power stage requires particular attention. Follow these guidelines for good PC board layout:

1. Careful component selections, layout of the critical components, and use shorter and wider PCB traces help in minimizing the magnitude of voltage spikes.

2. There are two set of critical components in a DC-DC converter using the AAP6011A. The switching power components are most critical because they switch large amounts of energy, and as such, they tend to generate equally large amounts of noise. The critical small signal components are those connected to sensitive nodes or those supplying critical bypass current.

3. The converter should be placed firstly. Place the input capacitors, close to the power switches. Place the output inductor and output capacitors between the SW node and the load.

4. If possible, a multi-layer printed circuit board is recommended. The capacitor C_{IN} and C_{OUT} each of them represents numerous capacitors of input and output. Use a dedicated grounding plane and use vias to ground all critical components to this layer. Apply another solid layer as power plane and cut this plane into smaller islands of common voltage levels. The power plane should support the input power and output power nodes. Use copper filled polygons on the top and bottom circuit layers for the SW node is subjected to very high dv/dt voltages, the stray capacitance formed between these islands and the surrounding circuitry will tend to couple switching noise. Use the remaining printed circuit layers for small signal routing. The PCB traces of the SW pin should be sized to carry 6A peak currents.

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Original (DECEMBER 2018) to REV.A


Changed from product preview to production data......All




PACKAGE OUTLINE DIMENSIONS


SOIC-8 (Exposed Pad)





RECOMMENDED LAND PATTERN (Unit: mm)






Symbol		nsions meters	Dimensions In Inches		
	MIN	MAX	MIN	MAX	
A		1.700		0.067	
A1	0.000	0.100	0.000	0.004	
A2	1.350	1.550	0.053	0.061	
b	0.330	0.510	0.013	0.020	
С	0.170	0.250	0.007	0.010	
D	4.700	5.100	0.185	0.201	
D1	3.202	3.402	0.126	0.134	
E	3.800	4.000	0.150	0.157	
E1	5.800	6.200	0.228	0.244	
E2	2.313	2.513	0.091	0.099	
e	1.27	BSC	0.050	BSC	
L	0.400	1.270	0.016	0.050	
θ	0°	8°	0°	8°	



TAPE AND REEL INFORMATION

REEL DIMENSIONS




NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SOIC-8 (Exposed Pad)	13″	12.4	6.40	5.40	2.10	4.0	8.0	2.0	12.0	Q1

CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton	
13″	386	280	370	5	DD0002

