1.5A Dual High-Speed Power MOSFET Drivers

Features:

- High Peak Output Current: 1.5A
- Wide Input Supply Voltage Operating Range:
 - 4.5V to 18V
- High Capacitive Load Drive Capability: 1000 pF in 25 ns (typical)
- Short Delay Times: 40 ns (typical)
- · Matched Rise and Fall Times
- Low Supply Current:
 - With Logic '1' Input 4 mA
 - With Logic '0' Input 400 μA
- Low Output Impedance: 7Ω
- Latch-Up Protected: Withstands 0.5A Reverse Current
- Input Withstands Negative Inputs Up to 5V
- Electrostatic Discharge (ESD) Protected: 2.0 kV
- Space-saving 8-Pin MSOP and 8-Pin 6x5 DFN-S Packages

Applications:

- Switch Mode Power Supplies
- · Line Drivers
- Pulse Transformer Drive

General Description:


The TC4426/TC4427/TC4428 are improved versions of the earlier TC426/TC427/TC428 family of MOSFET drivers. The TC4426/TC4427/TC4428 devices have matched rise and fall times when charging and discharging the gate of a MOSFET.

These devices are highly latch-up resistant under any conditions within their power and voltage ratings. They are not subject to damage when up to 5V of noise spiking (of either polarity) occurs on the ground pin. They can accept, without damage or logic upset, up to 500 mA of reverse current (of either polarity) being forced back into their outputs. All terminals are fully protected against Electrostatic Discharge (ESD) up to 2.0 kV.


The TC4426/TC4427/TC4428 MOSFET drivers can easily charge/discharge 1000 pF gate capacitances in under 30 ns. These devices provide low enough impedances in both the On and Off states to ensure the MOSFET's intended state is not affected, even by large transients.

Other compatible drivers are the TC4426A/TC4427A/TC4428A family of devices. The TC4426A/TC4427A/TC4428A devices have matched leading and falling edge input-to-output delay times, in addition to the matched rise and fall times of the TC4426/TC4427/TC4428 devices.

Package Types



Functional Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

 † Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operation sections of the specifications is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

Electrical Specifications: Unless otherwise noted, $T_A = +25^{\circ}C$ with $4.5V \le V_{DD} \le 18V$.							
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions	
Input							
Logic '1', High Input Voltage	V_{IH}	2.4	_	_	V	Note 2	
Logic '0', Low Input Voltage	V _{IL}	_	_	0.8	V		
Input Current	I _{IN}	-1.0	_	+1.0	μΑ	$0V \le V_{IN} \le V_{DD}$	
Output							
High Output Voltage	V _{OH}	V _{DD} - 0.025	_	_	V	DC Test	
Low Output Voltage	V _{OL}	_	_	0.025	V	DC Test	
Output Resistance	R _O	_	7	10	Ω	I _{OUT} = 10 mA, V _{DD} = 18V	
Peak Output Current	I _{PK}	_	1.5	_	Α	V _{DD} = 18V	
Latch-Up Protection Withstand Reverse Current	I _{REV}	_	> 0.5	_	Α	Duty cycle \leq 2%, t \leq 300 µs V_{DD} = 18V	
Switching Time (Note 1)					•		
Rise Time	t _R	_	19	30	ns	Figure 4-1	
Fall Time	t _F	_	19	30	ns	Figure 4-1	
Delay Time	t _{D1}	_	20	30	ns	Figure 4-1	
Delay Time	t _{D2}	_	40	50	ns	Figure 4-1	
Power Supply							
Power Supply Current	I _S	_	_	4.5	mA	V _{IN} = 3V (Both inputs)	
		_	_	0.4		V _{IN} = 0V (Both inputs)	

- Note 1: Switching times ensured by design.
 - 2: For V temperature range devices, the V_{IH} (Min) limit is 2.0V.
 - 3: Package power dissipation is dependent on the copper pad area on the PCB.

DC CHARACTERISTICS (OVER OPERATING TEMPERATURE RANGE)

Electrical Specifications: Unless otherwise noted, over operating temperature range with $4.5V \le V_{DD} \le 18V$.						
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Input						
Logic '1', High Input Voltage	V_{IH}	2.4	_	_	V	Note 2
Logic '0', Low Input Voltage	V_{IL}	_	_	0.8	V	
Input Current	I _{IN}	-10	_	+10	μΑ	$0V \le V_{IN} \le V_{DD}$
Output						
High Output Voltage	V_{OH}	V _{DD} – 0.025	_	_	V	DC Test
Low Output Voltage	V_{OL}	_	_	0.025	V	DC Test
Output Resistance	R _O	_	9	12	Ω	I _{OUT} = 10 mA, V _{DD} = 18V
Peak Output Current	I _{PK}	_	1.5	_	Α	V _{DD} = 18V
Latch-Up Protection Withstand Reverse Current	I_{REV}	_	>0.5	_	Α	Duty cycle \leq 2%, t \leq 300 μ s $V_{DD} = 18V$
Switching Time (Note 1)						
Rise Time	t _R	_	_	40	ns	Figure 4-1
Fall Time	t _F	_	_	40	ns	Figure 4-1
Delay Time	t _{D1}	_	_	40	ns	Figure 4-1
Delay Time	t _{D2}	_		60	ns	Figure 4-1
Power Supply						
Power Supply Current	IS		_	8.0 0.6	mA	V _{IN} = 3V (Both inputs) V _{IN} = 0V (Both inputs)

Note 1: Switching times ensured by design.

2: For V temperature range devices, the V_{IH} (Min) limit is 2.0V.

TEMPERATURE CHARACTERISTICS

Electrical Specifications: Unless otherwise noted, all parameters apply with $4.5V \le V_{DD} \le 18V$.						
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Temperature Ranges						
Specified Temperature Range (C)	T _A	0	_	+70	°C	
Specified Temperature Range (E)	T _A	-40	_	+85	°C	
Specified Temperature Range (V)	T _A	-40	_	+125	°C	
Maximum Junction Temperature	TJ	_	_	+150	°C	
Storage Temperature Range	T _A	-65	_	+150	°C	
Package Thermal Resistances						
Thermal Resistance, 8L-6x5 DFN-S	$\theta_{\sf JA}$	_	33.2	_	°C/W	
Thermal Resistance, 8L-MSOP	$\theta_{\sf JA}$	_	206	_	°C/W	
Thermal Resistance, 8L-PDIP	$\theta_{\sf JA}$	_	125	_	°C/W	
Thermal Resistance, 8L-SOIC	$\theta_{\sf JA}$	_	155	_	°C/W	

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$ with $4.5V \le V_{DD} \le 18V$.




FIGURE 2-1: Rise Time vs. Supply Voltage.




FIGURE 2-2: Rise Time vs. Capacitive Load.




FIGURE 2-3: Rise and Fall Times vs. Temperature.




FIGURE 2-4: Fall Time vs. Supply Voltage.




FIGURE 2-5: Fall Time vs. Capacitive Load.




FIGURE 2-6: Propagation Delay Time vs. Supply Voltage.

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$ with $4.5V \le V_{DD} \le 18V$.




FIGURE 2-7: Propagation Delay Time vs. Input Amplitude.




FIGURE 2-8: Supply Current vs. Supply Voltage.




FIGURE 2-9: Output Resistance (R_{OH}) vs. Supply Voltage.




FIGURE 2-10: Propagation Delay Time vs. Temperature.




FIGURE 2-11: Supply Current vs. Temperature.




FIGURE 2-12: Output Resistance (R_{OL}) vs. Supply Voltage.

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$ with $4.5V \le V_{DD} \le 18V$.




FIGURE 2-13: Supply Current vs. Capacitive Load.




FIGURE 2-14: Supply Current vs. Capacitive Load.




FIGURE 2-15: Supply Current vs. Capacitive Load.




FIGURE 2-16: Supply Current vs. Frequency.




FIGURE 2-17: Supply Current vs. Frequency.





FIGURE 2-18: Supply Current vs. Frequency.

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$ with $4.5V \le V_{DD} \le 18V$.



Note:

The values on this graph represent the loss seen by both drivers in a package during one complete cycle. For a single driver, divide the stated values by 2. For a single transition of a single driver, divide the stated value by 4.

FIGURE 2-19: Crossover Energy vs. Supply Voltage.

3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE (1)

8-Pin PDIP/ MSOP/SOIC	8-Pin DFN-S	Symbol	Description
1	1	NC	No connection
2	2	IN A	Input A
3	3	GND	Ground
4	4	IN B	Input B
5	5	OUT B	Output B
6	6	V_{DD}	Supply input
7	7	OUT A	Output A
8	8	NC	No connection
_	PAD	NC	Exposed Metal Pad

Note 1: Duplicate pins must be connected for proper operation.

3.1 Inputs A and B

MOSFET driver inputs A and B are high-impedance, TTL/CMOS compatible inputs. These inputs also have 300 mV of hysteresis between the high and low thresholds that prevents output glitching even when the rise and fall time of the input signal is very slow.

3.2 Ground (GND)

Ground is the device return pin. The Ground pin(s) should have a low-impedance connection to the bias supply source return. High peak current flows out the Ground pin(s) when the capacitive load is being discharged.

3.3 Output A and B

MOSFET driver outputs A and B are low-impedance, CMOS push-pull style outputs. The pull-down and pull-up devices are of equal strength, making the rise and fall times equivalent.

3.4 Supply Input (V_{DD})

The V_{DD} input is the bias supply for the MOSFET driver and is rated for 4.5V to 18V with respect to the Ground pin. The V_{DD} input should be bypassed with local ceramic capacitors. The value of these capacitors should be chosen based on the capacitive load that is being driven. A value of 1.0 μF is suggested.

3.5 Exposed Metal Pad

The exposed metal pad of the 6x5 DFN-S package is not internally connected to any potential. Therefore, this pad can be connected to a ground plane or other copper plane on a Printed Circuit Board (PCB), to aid in heat removal from the package.

4.0 APPLICATIONS INFORMATION





FIGURE 4-1: Switching Time Test Circuit.

5.0 PACKAGING INFORMATION

5.1 Package Marking Information


8-Lead DFN-S (6x5x0.9 mm)




8-Lead MSOP (3x3 mm)




8-Lead PDIP (300 mil)



8-Lead SOIC (150 mil)




Example




Example



Example



Example



Legend: XX...X Customer specific information*


Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

8-Lead Plastic Dual Flat, No Lead Package (MF) - 6x5 mm Body [DFN-S]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	
Dimensio	n Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		1.27 BSC	
Overall Height	Α	0.80	0.85	1.00
Standoff	A1	0.00	0.01	0.05
Contact Thickness	А3		0.20 REF	
Overall Length	D		5.00 BSC	
Overall Width	Е		6.00 BSC	
Exposed Pad Length	D2	3.90	4.00	4.10
Exposed Pad Width	E2	2.20	2.30	2.40
Contact Width	b	0.35	0.40	0.48
Contact Length	L	0.50	0.60	0.75
Contact-to-Exposed Pad	K	0.20	_	_

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.


Microchip Technology Drawing C04-122B

8-Lead Plastic Dual Flat, No Lead Package (MF) - 6x5 mm Body [DFN-S]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN



	N	ILLIMETER:	S	
Dimension Limits		MIN	NOM	MAX
Contact Pitch E		1.27 BSC		
Optional Center Pad Width	W2			2.40
Optional Center Pad Length	T2			4.10
Contact Pad Spacing	С		5.60	
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1			1.10

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2122A

8-Lead Plastic Micro Small Outline Package (UA) [MSOP]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-111C Sheet 1 of 2

8-Lead Plastic Micro Small Outline Package (UA) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	N	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		0.65 BSC	
Overall Height	Α	T.	-	1.10
Molded Package Thickness	A2	0.75	0.85	0.95
Standoff	A1	0.00	-	0.15
Overall Width	E	4.90 BSC		
Molded Package Width	E1	3.00 BSC		
Overall Length	D	3.00 BSC		
Foot Length	L	0.40	0.60	0.80
Footprint	L1	0.95 REF		
Foot Angle	φ	0°	-	8°
Lead Thickness	С	80.0	-	0.23
Lead Width	b	0.22	-	0.40


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111C Sheet 2 of 2

8-Lead Plastic Micro Small Outline Package (UA) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	Dimension Limits			MAX
Contact Pitch	E		0.65 BSC	
Contact Pad Spacing	С		4.40	
Overall Width	Z			5.85
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1			1.45
Distance Between Pads	G1	2.95		
Distance Between Pads	GX	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2111A


8-Lead Plastic Dual In-Line (PA) - 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




8-Lead Plastic Dual In-Line (PA) - 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



ALTERNATE LEAD DESIGN (VENDOR DEPENDENT)



		INCHES		
Dimension	Dimension Limits			MAX
Number of Pins	N		8	
Pitch	е		.100 BSC	
Top to Seating Plane	Α		-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	Е	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.348	.365	.400
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eВ	-	-	.430

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-018D Sheet 2 of 2

8-Lead Plastic Small Outline (OA) - Narrow, 3.90 mm Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057C Sheet 1 of 2

8-Lead Plastic Small Outline (OA) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		1.27 BSC	
Overall Height	Α	Ī	ı	1.75
Molded Package Thickness	A2	1.25	ı	-
Standoff §	A1	0.10	ı	0.25
Overall Width	Е	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D	4.90 BSC		
Chamfer (Optional)	h	0.25	ı	0.50
Foot Length	Г	0.40	-	1.27
Footprint	L1		1.04 REF	
Foot Angle	φ	0°	ı	8°
Lead Thickness	C	0.17	-	0.25
Lead Width	b	0.31	ı	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	ı	15°

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-057C Sheet 2 of 2

8-Lead Plastic Small Outline (OA) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units			S
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	Е		1.27 BSC	
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A

APPENDIX A: REVISION HISTORY

Revision G (July 2014)

The following is the list of modifications:

1. Updated the Functional Block Diagram.

Revision F (September 2013)

The following is the list of modifications:

- 2. Updated the Electrostatic Discharge (ESD) rating to 2kV in the Features section.
- 3. Updated the package drawings in **Section 5.0** "Packaging Information".
- 4. Minor typographical and editorial corrections.

Revisions E (December 2012)

• Added a note to each package outline drawing.

PRODUCT IDENTIFICATION SYSTEM

 $\underline{\text{To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales of fice.}\\$

PART NO. X	XX XXX X	Examples:
 Device Tempe Ran		a) TC4426COA: 1.5A Dual Inverting MOSFET driver, 0°C to +70°C SOIC package.
Device:	TC4426: 1.5A Dual MOSFET Driver, Inverting 1.5A Dual MOSFET Driver, Non-Inverting 1.5A Dual MOSFET Driver, Complementary	b) TC4426EUA: 1.5A Dual Inverting MOSFET driver, -40°C to +85°C. MSOP package.
Temperature Range:	C = 0°C to +70°C (PDIP and SOIC only) E = -40°C to +85°C V = -40°C to +125°C	c) TC4426EMF: 1.5A Dual Inverting MOSFET driver, -40°C to +85°C, DFN-S package.
Package: MF = Dual, Flat, No-Lead (6X5 mm Body), 8-lead MF713 = Dual, Flat, No-Lead (6X5 mm Body), 8-lead (Tape and Reel) OA = Plastic SOIC, (150 mil Body), 8-lead OA713 = Plastic SOIC, (150 mil Body), 8-lead		a) TC4427CPA: 1.5A Dual Non-Inverting MOSFET driver, 0°C to +70°C PDIP package.
	(Tape and Reel) PA = Plastic DIP (300 mil Body), 8-lead UA = Plastic Micro Small Outline (MSOP), 8-lead UA713 = Plastic Micro Small Outline (MSOP), 8-lead (Tape and Reel)	b) TC4427EPA: 1.5A Dual Non-Inverting MOSFET driver, -40°C to +85°C PDIP package.
		a) TC4428COA713:1.5A Dual Complementary MOSFET driver, 0°C to +70°C, SOIC package, Tape and Reel.
		b) TC4428EMF: 1.5A Dual Complementary, MOSFET driver, -40°C to +85°C DFN-S package.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
 knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
 Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
 mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC³² logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2006-2014, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN:978-1-63276-371-6

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

= ISO/TS 16949=

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.