#### SN54AHC14, SN74AHC14

SCLS238M-OCTOBER 1995-REVISED MARCH 2017

# SNx4AHC14 Hex Schmitt-Trigger Inverters

## 1 Features

- ESD Protection Exceeds JESD 22:
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)
- Operating Range: 2 V to 5.5 V
- ±8-mA Output Drive at 5 V
- Schmitt-Trigger Inputs Enable Input Noise Resistance
- Low Power Consumption: 20 µA Maximum I<sub>CC</sub>
- Latch-Up Performance Exceeds 250 mA Per JESD 17

## 2 Applications

- UPS
- White Goods
- Computer Peripherals
- Printers
- AC Servo Drives
- Desktop Computers

## 3 Description

The SNx4AHC14 devices contain six independent inverters. These devices perform the boolean function  $Y = \overline{A}$ .


Each circuit functions as an independent inverter, but, because of the Schmitt-Trigger action, the inverters have different input threshold levels for positive-going  $(V_{T+})$  and negative-going  $(V_{T-})$  signals.

PART NUMBER	PACKAGE	BODY SIZE (NOM)						
	CDIP (14)	7.62 mm x 19.94 mm						
SN54AHC14	CFP (14)	7.11 mm x 9.11 mm						
	LCCC (20)	8.89 mm x 8.89 mm						
	SOIC (14)	6.00 mm x 8.65 mm						
	SSOP (14)	6.30 mm x 5.30 mm						
	PDIP (14)	7.94 mm x 10.35 mm						
SN74AHC14	SO (14)	7.80 mm x 10.20 mm						
	TSSOP (14)	6.40 mm x 5.00 mm						
	TVSOP (14)	3.60 mm x 4.40 mm						
	VQFN (14)	3.50 mm x 3.50 mm						

Device Information<sup>(1)</sup>

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## Logic Diagram (Positive Logic)



## **Table of Contents**

1	Feat	tures 1										
2	Арр	Applications										
3	Des	Description 1										
4	Rev	ision History 2										
5	Pin	Pin Configuration and Functions 3										
6	Spe	cifications 4										
	6.1	Absolute Maximum Ratings 4										
	6.2	ESD Ratings 4										
	6.3	Recommended Operating Conditions 4										
	6.4	Thermal Information 5										
	6.5	Electrical Characteristics 5										
	6.6	Switching Characteristics – 3.3 V 6										
	6.7	Switching Characteristics – 5 V 7										
	6.8	Typical Characteristics 7										
7	Para	ameter Measurement Information										
8	Deta	ailed Description 10										
	8.1	Overview 10										
	8.2	Functional Block Diagram 10										

	8.3	Feature Description 10
	8.4	Device Functional Modes 10
9	App	lication and Implementation 11
	9.1	Application Information 11
	9.2	Typical Application 11
10	Pow	ver Supply Recommendations 12
11	Lay	out 12
	11.1	Layout Guidelines 12
	11.2	Layout Example 12
12	Dev	ice and Documentation Support 13
	12.1	Documentation Support 13
	12.2	Related Links 13
	12.3	Receiving Notification of Documentation Updates 13
	12.4	Community Resources 13
	12.5	Trademarks 13
	12.6	Electrostatic Discharge Caution 13
	12.7	Glossary 13
13		hanical, Packaging, and Orderable
	Info	mation 13

## **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Revision L (September 2016) to Revision M	Page
Added t <sub>PLH</sub> MIN and MAX specification for SN74AHC14 in Switching Characteristics – 5 V	7
Changes from Revision K (June 2013) to Revision L	Page


•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation	
	section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Changed R <sub>0JA</sub> values in the <i>Thermal Information</i> table from 86 to 99.3 (D), from 96 to 112.4 (DB), from 127 to 141.9	

Changes from Revision J (October 2010) to Revision K P				
•	Extended operating temperature range to 125°C	····· ·	1	

## 5 Pin Configuration and Functions

SOIC, SSOP, TVSOP, CDIP, PDIP, SO, TSSOP, or CFP Package 14-Pin D, DB, DGV, J, N, NS, PW, or W Top View





	Top View									
			≿	1A	S	VCC	6A			
	$\bigcap$		3	2 [ ] .	-	20 []	19 [			
2A	!	4						18		6Y
NC		5						17	<u> </u>	NC
2Y	!	6						16	1	5A
NC	!	7						15	1	NC
3A	!	8						14	5	5Y
			6	9	Ħ	12	13			
	L		[]	[]	[]	[]	[]			
			ЗҮ	GND	NC	4Υ	4A	Not	o scale	

LCCC Package 20-Pin FK

#### **Pin Functions**

PIN						
NAME	SOIC, SSOP, TVSOP, CDIP, PDIP, SO, TSSOP, CFP, VQFN	LCCC	I/O	DESCRIPTION		
1A	1	2	I	Channel 1 Input		
1Y	2	3	0	Channel 1 Output		
2A	3	4	I	Channel 2 Input		
2Y	4	6	0	Channel 2 Output		
ЗA	5	8	I	Channel 3 Input		
3Y	6	9	0	Channel 3 Output		
4A	9	13	I	Channel 4 Input		
4Y	8	12	0	Channel 4 Output		
5A	11	16	Ι	Channel 5 Input		
5Y	10	14	0	Channel 5 Output		
6A	13	19	I	Channel 6 Input		
6Y	12	18	0	Channel 6 Output		
GND	7	10	_	Ground		
NC	_	1, 5, 7, 11, 15, 17	—	No internal connection		
V <sub>CC</sub>	14	20	_	Power supply		

SCLS238M-OCTOBER 1995-REVISED MARCH 2017

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage, V <sub>CC</sub>		-0.5	7	V
Input voltage, V <sub>I</sub> <sup>(2)</sup>		-0.5	7	V
Output voltage, V <sub>O</sub> <sup>(2)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
Input clamp current, I <sub>IK</sub>	V <sub>I</sub> < 0		-20	mA
Output clamp current, I <sub>OK</sub>	$V_{O} < 0$ or $V_{O} > V_{CC}$		±20	mA
Continuous output current, IO	$V_{O} = 0$ to $V_{CC}$		±25	mA
Continuous current through $V_{CC}$ or GND	Continuous current through V <sub>CC</sub> or GND			mA
Virtual operating junction temperature, $T_J$				
Storage temperature, T <sub>stg</sub>		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	rge Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>		V
		Machine Model (MM), A115-A	200	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage		2	5.5	V	
VI	Input voltage		0	5.5	V	
Vo	Output voltage		0	V <sub>CC</sub>	V	
		$V_{CC} = 2 V$		-50	μA	
I <sub>OH</sub>	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4	~^	
		$V_{CC} = 5 V \pm 0.5 V$		-8	mA	
		$V_{CC} = 2 V$		50	μA	
I <sub>OL</sub>	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		
		$V_{CC} = 5 V \pm 0.5 V$		8	mA	
-		SN54AHC14	-55	125	- °C	
	Operating free-air temperature	SN74AHC14	-40	125		

All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See TI application report, *Implications of Slow or Floating CMOS Inputs* (SCBA004).

#### 6.4 Thermal Information

		SN74AHC14							
THERMAL METRIC <sup>(1)</sup>		D (SOIC)	DB (SSOP)	DGV (TVSOP)	N (PDIP)	NS (SO)	PW (TSSOP)	RGY (VQFN)	UNIT
		14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	99.3	112.4	141.9	61.9	94.7	128.8	63.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	59.1	64.3	61.1	49.5	52.5	57.2	76.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	53.6	59.8	71.3	41.7	53.4	70.6	39.9	°C/W
ΨJT	Junction-to-top characterization parameter	24.8	28.5	9.7	34.7	21.3	9.6	5.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	53.3	59.3	70.6	41.7	53.1	70	40	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	_	_	_	_	_	_	20	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TE	ST CONDITIONS	MIN	TYP MAX	UNIT
			$V_{CC} = 3 V$	1.2	2.2	
$V_{T+}$	Positive-going input threshold voltage		$V_{CC} = 4.5 V$	1.75	3.15	V
	in conola voltago		V <sub>CC</sub> = 5.5 V	2.15	3.85	
			$V_{CC} = 3 V$	0.9	1.9	
V <sub>T</sub>	V <sub>T</sub> - Negative-going input threshold voltage		V <sub>CC</sub> = 4.5 V	1.35	2.75	V
			V <sub>CC</sub> = 5.5 V	1.65	3.35	
			V <sub>CC</sub> = 3 V	0.3	1.2	
$\Delta V_{T}$	Hysteresis (V <sub>T+</sub> – V <sub>T-</sub> )		$V_{CC} = 4.5 V$	0.4	1.4	V
			V <sub>CC</sub> = 5.5 V	0.5	1.6	
			$V_{CC} = 2 V$	1.9	2	
		I <sub>OH</sub> = -50 μA	V <sub>CC</sub> = 3 V	2.9	3	
			$V_{CC} = 4.5 V$	4.4	4.5	
V <sub>OH</sub>			$T_A = 25^{\circ}C$	2.58		V
		$I_{OH} = -4 \text{ mA}, V_{CC} = 3 \text{ V}$	SNx4AHC14	2.48		
			T <sub>A</sub> = 25°C	3.94		
		$I_{OL} = -8 \text{ mA}, V_{CC} = 4.5 \text{ V}$	SNx4AHC14	3.8		

#### SN54AHC14, SN74AHC14

SCLS238M-OCTOBER 1995-REVISED MARCH 2017

## **Electrical Characteristics (continued)**

over operating fre	e-air temperature	range (unless	otherwise	noted)
over operating ne	o an comportation	range (annous	0010101000	

	PARAMETER	TEST CO	NDITIONS		MIN TYP	MAX	UNIT
			$V_{CC} = 2 V$			0.1	
		I <sub>OH</sub> = 50 μA	$V_{CC} = 3 V$			0.1	
			V <sub>CC</sub> = 4.5 V			0.1	
			T <sub>A</sub> = 25°C			0.36	
			SN54AHC14				
		$I_{OH} = 4 \text{ mA}, V_{CC} = 3 \text{ V}$	SN74AHC14	T <sub>A</sub> = −40°C to 85°C		0.44	
V <sub>OL</sub>			SN74AHC14	T <sub>A</sub> = −40°C to 125°C		0.5	V
			$T_A = 25^{\circ}C$			0.36	
			SN54AHC14			0.5	
		$I_{OL}$ = 8 mA, $V_{CC}$ = 4.5 V		T <sub>A</sub> = −40°C to 85°C		0.44	
			SN74AHC14	$T_A = -40^{\circ}C$ to 125°C		0.5	
1		V <sub>1</sub> = 5.5 V or GND,	T <sub>A</sub> = 25°C			±0.1	
I <sub>I</sub>		$V_{CC} = 0 V \text{ to } 5.5 V$	SNx4AHC14			±1 <sup>(1)</sup>	μA
I <sub>CC</sub>		$V_{I} = V_{CC}$ or GND, $I_{O} = 0$ ,	$T_A = 25^{\circ}C$			1	μA
ICC		$V_{CC} = 5.5 V$	SNx4AHC14			20	μΑ
CI		$V_{I} = V_{CC}$ or GND, $V_{CC} = 5 V$	$T_A = 25^{\circ}C$	2	10	pF	
U,			SN74AHC14			10	P
$\mathbf{C}_{pd}$	Power dissipation capacitance	No load, f = 1 MHz, $V_{CC}$ = 5 V			9		pF
NOISE(	2)						
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>	$V_{CC} = 5 V, C_L = 50 pF, T_A = 25^{\circ}C$			0.8		V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>	$V_{CC} = 5 \text{ V}, \text{ C}_{L} = 50 \text{ pF}, \text{ T}_{A} = 25^{\circ}\text{C}$			-0.4		V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>	$V_{CC} = 5 V, C_L = 50 pF, T_A = 25^{\circ}C$			4.6		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	$V_{CC} = 5 V, C_{L} = 50 pF, T_{A} = 25^{\circ}C$			3.5		V
V <sub>IL(D)</sub>	Low-level dynamic input voltage	$V_{CC} = 5 V, C_{L} = 50 \text{ pF}, T_{A} = 25^{\circ}\text{C}$				1.5	V

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested at  $V_{CC} = 0 V$ . (2) Characteristics are for surface-mount packages only.

## 6.6 Switching Characteristics – 3.3 V

 $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  and over operating free-air temperature range (unless otherwise noted; see *Parameter Measurement Information*)

PARAMETER	TEST CONDITIO	NS	MIN	TYP MAX	UNIT
		$T_A = 25^{\circ}C$	8.3 <sup>(1)</sup>	12.8 <sup>(1)</sup>	
t <sub>PLH</sub>	From A (input) to Y (output), $C_L = 15 \text{ pF}$	SN54AHC14	1 <sup>(1)</sup>	15 <sup>(1)</sup>	ns
		SN74AHC14	1	16	
	From A (input) to Y (output), $C_L = 15 \text{ pF}$	T <sub>A</sub> = 25°C	8.3 <sup>(1)</sup>	12.8 <sup>(1)</sup>	
t <sub>PHL</sub>		SN54AHC14	1 <sup>(1)</sup>	15 <sup>(1)</sup>	ns
		SN74AHC14	1	16	
		T <sub>A</sub> = 25°C	10.8	16.3	
t <sub>PLH</sub>	From A (input) to Y (output), $C_L = 50 \text{ pF}$	SN54AHC14	1	18.5	ns
		SN74AHC14	1	19.5	

## Switching Characteristics – 3.3 V (continued)

 $V_{CC}$  = 3.3 V ± 0.3 V and over operating free-air temperature range (unless otherwise noted; see *Parameter Measurement Information*)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT	
		$T_A = 25^{\circ}C$	10.8		16.3	
t <sub>PHL</sub>	From A (input) to Y (output), $C_L = 50 \text{ pF}$	SN54AHC14	1		18.5	ns
		SN74AHC14	1		19.5	


## 6.7 Switching Characteristics – 5 V


 $V_{CC} = 5 V \pm 0.5 V$  and over operating free-air temperature range (unless otherwise noted; see *Parameter Measurement Information*)

PARAMETER	TEST CONDITIO	NS	MIN	TYP MAX	UNIT	
		T <sub>A</sub> = 25°C	5.5 <sup>(1)</sup>	8.6 <sup>(1)</sup>		
t <sub>PLH</sub>	From A (input) to Y (output), $C_L = 15 \text{ pF}$	SN54AHC14	1 <sup>(1)</sup>	10 <sup>(1)</sup>	ns	
		SN74AHC14	1	10		
		T <sub>A</sub> = 25°C	5.5 <sup>(1)</sup>	8.6 <sup>(1)</sup>		
t <sub>PHL</sub>	From A (input) to Y (output), $C_L = 15 \text{ pF}$	SN54AHC14	1 <sup>(1)</sup>	10 <sup>(1)</sup>	ns	
		SN74AHC14	1	10		
		T <sub>A</sub> = 25°C	7	10.6		
t <sub>PLH</sub>	From A (input) to Y (output), $C_L = 50 \text{ pF}$	SNx4AHC14	1	12	ns	
t <sub>PHL</sub>		T <sub>A</sub> = 25°C	7	10.6		
	From A (input) to Y (output), $C_L = 50 \text{ pF}$	SNx4AHC14	1	12	ns	


(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

## 6.8 Typical Characteristics






## 7 Parameter Measurement Information



3-State and Open-Drain Outputs



#### **Table 1. Measurement Information**





Figure 6. Voltage Waveforms Propagation Delay Times Inverting and Noninverting Outputs



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 7. Voltage Waveforms Enable and Disable Times Low- and High-Level Enabling


## 8 Detailed Description

#### 8.1 Overview

The SNx4AHC14 Schmitt-Trigger devices contain six independent inverters. They perform the Boolean function  $Y = \overline{A}$  in positive logic.

Schmitt-Trigger inputs are designed to provide a minimum separation between positive and negative switching thresholds. This allows for noisy or slow inputs that would cause problems such as oscillation or excessive current draw with normal CMOS inputs.

#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

The wide operating range of the device allows it to be used in a variety of systems that use different logic levels. The outputs can drive up to 10 LSTTL loads each. The balanced drive outputs can source or sink 8 mA at  $5-V V_{CC}$ .

#### 8.4 Device Functional Modes

Table 2 lists the functional modes of the SNx4AHC14.

INPUT A	OUTPUT Y
Н	L
L	Н

#### Table 2. Function Table

### 9 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The SN74AHC14 device is a Schmitt-Trigger input CMOS device that can be used for a multitude of inverting buffer type functions. The application shown here takes advantage of the Schmitt-Trigger inputs to produce a delay for a logic input.

#### 9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

#### Figure 8. Simplified Application Schematic

#### 9.2.1 Design Requirements

This device uses CMOS technology. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. Parallel output drive can create fast edges into light loads so consider routing and load conditions to prevent ringing.

#### 9.2.2 Detailed Design Procedure

This circuit is designed around an RC network that produces a slow input to the second inverter. The RC time constant,  $\tau$ , is calculated from:  $\tau$  = RC.

The delay time for this circuit is from  $t_{delay(min)} = -\ln |1 - V_{T+(min)} / V_{CC}| \tau$  to  $t_{delay(max)} = -\ln |1 - V_{T+(max)} / V_{CC}| \tau$ . It must be noted that the delay is consistent for each device, but because the switching threshold is only ensured between the minimum and maximum value, the output pulse length varies between devices. These values must be calculated by using the minimum and maximum ensured  $V_{T+}$  values in the *Electrical Characteristics*.

The resistor value must be chosen such that the maximum current to and from the SN74AHC14 is 8 mA at 5-V  $V_{\text{CC}}.$ 

SCLS238M-OCTOBER 1995-REVISED MARCH 2017

### **Typical Application (continued)**

#### 9.2.3 Application Curve




Figure 9. Ideal Capacitor Voltage and Output Voltage With Positive Switching Threshold

## **10** Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. The V<sub>CC</sub> terminal must have a good bypass capacitor to prevent power disturbance. TI recommends using a 0.1- $\mu$ F capacitor on the V<sub>CC</sub> terminal, and must be placed as close as possible to the pin for best results.

## 11 Layout

#### 11.1 Layout Guidelines

When using multiple bit logic devices, inputs must never float. In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only three of the four buffer gates are used. Such inputs must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally they are tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. Floating outputs are generally acceptable, unless the part is a transceiver.

## 11.2 Layout Example




Figure 10. Layout Diagram

## **12 Device and Documentation Support**

### **12.1** Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004)

#### 12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN54AHC14	Click here	Click here	Click here	Click here	Click here
SN74AHC14	Click here	Click here	Click here	Click here	Click here

#### Table 3. Related Links

#### 12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9680201Q2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9680201Q2A SNJ54AHC 14FK	Samples
5962-9680201QCA	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9680201QC A SNJ54AHC14J	Samples
5962-9680201QDA	ACTIVE	CFP	W	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9680201QD A SNJ54AHC14W	Samples
5962-9682001QCA	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9682001QC A SNJ54AHC08J	Samples
5962-9682001QDA	ACTIVE	CFP	W	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9682001QD A SNJ54AHC08W	Samples
SN74AHC14D	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC14	Samples
SN74AHC14DBR	ACTIVE	SSOP	DB	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA14	Samples
SN74AHC14DE4	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC14	Samples
SN74AHC14DG4	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC14	Samples
SN74AHC14DGVR	ACTIVE	TVSOP	DGV	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA14	Samples
SN74AHC14DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	AHC14	Samples
SN74AHC14DRE4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC14	Samples
SN74AHC14DRG3	ACTIVE	SOIC	D	14	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	AHC14	Samples
SN74AHC14DRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC14	Samples
SN74AHC14N	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	SN74AHC14N	Samples
SN74AHC14NSR	ACTIVE	SO	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC14	Samples

## PACKAGE OPTION ADDENDUM

15-Sep-2021

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AHC14PW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA14	Samples
SN74AHC14PWE4	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA14	Samples
SN74AHC14PWG4	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA14	Samples
SN74AHC14PWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	HA14	Samples
SN74AHC14PWRE4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA14	Samples
SN74AHC14PWRG3	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	HA14	Samples
SN74AHC14PWRG4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA14	Samples
SN74AHC14RGYR	ACTIVE	VQFN	RGY	14	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HA14	Sample
SNJ54AHC08J	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9682001QC A SNJ54AHC08J	Sample
SNJ54AHC08W	ACTIVE	CFP	W	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9682001QD A SNJ54AHC08W	Sample
SNJ54AHC14FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9680201Q2A SNJ54AHC 14FK	Sample
SNJ54AHC14J	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9680201QC A SNJ54AHC14J	Sample
SNJ54AHC14W	ACTIVE	CFP	W	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9680201QD A SNJ54AHC14W	Sample

(1) The marketing status values are defined as follows:
 ACTIVE: Product device recommended for new designs.
 LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
 NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
 PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
 OBSOLETE: TI has discontinued the production of the device.

## PACKAGE OPTION ADDENDUM

15-Sep-2021

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54AHC14, SN74AHC14 :

• Catalog : SN74AHC14

- Enhanced Product : SN74AHC14-EP, SN74AHC14-EP
- Military : SN54AHC14


NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications

27-Jul-2021

## TAPE AND REEL INFORMATION






## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC14DBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74AHC14DGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74AHC14DR	SOIC	D	14	2500	330.0	16.8	6.5	9.5	2.1	8.0	16.0	Q1
SN74AHC14DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74AHC14DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74AHC14DRG3	SOIC	D	14	2500	330.0	16.8	6.5	9.5	2.1	8.0	16.0	Q1
SN74AHC14DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74AHC14DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74AHC14NSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74AHC14PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC14PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC14PWRG3	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC14PWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC14RGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1

# PACKAGE MATERIALS INFORMATION


27-Jul-2021



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC14DBR	SSOP	DB	14	2000	853.0	449.0	35.0
SN74AHC14DGVR	TVSOP	DGV	14	2000	853.0	449.0	35.0
SN74AHC14DR	SOIC	D	14	2500	364.0	364.0	27.0
SN74AHC14DR	SOIC	D	14	2500	853.0	449.0	35.0
SN74AHC14DR	SOIC	D	14	2500	340.5	336.1	32.0
SN74AHC14DRG3	SOIC	D	14	2500	364.0	364.0	27.0
SN74AHC14DRG4	SOIC	D	14	2500	340.5	336.1	32.0
SN74AHC14DRG4	SOIC	D	14	2500	853.0	449.0	35.0
SN74AHC14NSR	SO	NS	14	2000	853.0	449.0	35.0
SN74AHC14PWR	TSSOP	PW	14	2000	853.0	449.0	35.0
SN74AHC14PWR	TSSOP	PW	14	2000	364.0	364.0	27.0
SN74AHC14PWRG3	TSSOP	PW	14	2000	364.0	364.0	27.0
SN74AHC14PWRG4	TSSOP	PW	14	2000	853.0	449.0	35.0
SN74AHC14RGYR	VQFN	RGY	14	3000	853.0	449.0	35.0

FK (S-CQCC-N\*\*)

28 TERMINAL SHOWN




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004

LEADLESS CERAMIC CHIP CARRIER

# **MECHANICAL DATA**



- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.

## RGY (S-PVQFN-N14)


## PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION


This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.







NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

## MECHANICAL DATA

## PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40  $\bigcirc$ Gage Plane 0,25 1 0°-10° 1,05 0,55 0,15 0,05 Seating Plane - 2,00 MAX 0,10 PINS \*\* 14 20 24 16 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.


NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice. NOTES:

  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within MIL STD 1835 GDFP1-F14


## **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.


D. Falls within JEDEC: 24/48 Pins - MO-153

14/16/20/56 Pins – MO-194

## **GENERIC PACKAGE VIEW**

# CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE.



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.


# J0014A



# **PACKAGE OUTLINE**

## CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:


- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
  Falls within MIL-STD-1835 and GDIP1-T14.

# J0014A

# **EXAMPLE BOARD LAYOUT**


## CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE




D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE




B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.


## **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

## DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150