SGM41542 High Input Voltage, 3.78A Single-Cell Battery Charger with NVDC Power Path Management

FEATURES


- High Efficiency, 1.5MHz, Synchronous Buck Charger
 - 95% Charge Efficiency at 1A from 5V Input
 - 91.4% Charge Efficiency at 2A from 9V Input
 - Optimized for USB Voltage Input (5V)
 - Selectable PFM Mode for Light Load Efficiency
- USB On-The-Go (OTG) Support (Boost Mode)
 - Boost Converter with up to 2A Output
 - Boost Efficiency of 93.5% at 0.5A and 94.3% at 1A
 - Accurate Hiccup Mode Over-Current Protection
 - Output Short Circuit Protection
 - Selectable PFM Mode for Light Load Operations
- Single Input for USB or High Voltage Adapters
 - 3.9V to 13.5V Operating Input Voltage Range
 - 22V Absolute Maximum Input Voltage Rating
 - Programmable Input Current Limit and Dynamic Power Management (IINDPM, 100mA to 3.1A with 100mA Resolution & 3.8A) to Support USB 2.0 and USB 3.0 Standards and High Voltage Adaptors
 - Maximum Power Tracking by Programmable Input Voltage Limit (VINDPM) with Selectable Offset
 - VINDPM Tracking of Battery Voltage
 - Auto Detect USB BC1.2, SDP, CDP, DCP and Non-Standard Adaptors
- High Battery Discharge Efficiency with 19mΩ Switch
- Narrow Voltage DC (NVDC) Power Path Management
 - Instant-On with No or Highly Depleted Battery
 - Ideal Diode Operation in Battery Supplement Mode
- Ship Mode, Wake-Up and Full System Reset Capability by Battery FET Control

- Flexible Autonomous and I²C Operation Modes for Optimal System Performance
- Fully Integrated Switches, Current Sense and Compensation
- External Direct Charging Path Enable Output
- 9µA Ship Mode Low Battery Leakage Current
- High Accuracy
- ±0.6% Charge Voltage Regulation (8mV/Step)
- ±5% Charge Current Regulation at 2A
- ±10% Input Current Regulation at 0.9A
- Safety
 - Battery Temperature Sensing (Charge/Boost Modes)
 - Thermal Regulation and Thermal Shutdown
 - Input Under-Voltage Lockout (UVLO)
 - Input Over-Voltage (ACOV) Protection

APPLICATIONS

Smart Phones, EPOS Portable Internet Devices and Accessory

SIMPLIFIED SCHEMATIC



GENERAL DESCRIPTION

The SGM41542 is a battery charger and system power path management device with integrated converter and power switches for use with single-cell Li-lon or Li-polymer batteries. This highly integrated 3.78A device is capable of fast charging and supports a wide input voltage range suitable for smart phones, tablets and portable systems. I²C programming makes it a very flexible powering and charger design solution.

The device includes four main power switches: input reverse blocking FET (RBFET, Q1), high-side switching FET for Buck or Boost mode (HSFET, Q2), low-side switching FET for Buck or Boost mode switching (LSFET, Q3) and battery FET that controls the interconnection of the system and battery (BATFET, Q4). The bootstrap diode for the high-side gate driving is also integrated. The internal power path has a very low impedance that reduces the charging time and maximizes the battery discharge efficiency. Moreover, the input voltage and current regulations provide maximum charging power delivery to the battery with various types of input sources.

A wide range of input sources are supported, including standard USB hosts, charging ports and USB compliant high voltage adapters. The default input current limit is automatically selected based on the built-in USB interface. This limit is determined by the detection circuit in the system (e.g. USB PHY). The SGM41542 is USB 2.0 and USB 3.0 power specifications compliant with input current and voltage regulation. It also meets USB On-The-Go (OTG) power rating specification and is capable to boost the battery voltage to supply 5.15V on VBUS with 2A (or 1.2A) current limit.

The system voltage is regulated slightly above the battery voltage by the power path management circuit and is kept above the programmable minimum system voltage (3.5V by default). Therefore, system power is maintained even if the battery is completely depleted or removed. Dynamic power management (DPM) feature is also included that automatically reduces the charge current if the input current or voltage limit is reached. If the system load continues to increase after

reduction of charge current down to zero, the power path management provides the deficit from battery by discharging battery to the system until the system power demand is fulfilled. This is called supplement mode, which prevents the input source from overloading.

Starting and termination of a charging cycle can be accomplished without software control. The sensed battery voltage is used to decide for starting phase of charging in one of the three phases of charging cycle: pre-conditioning, constant current or constant voltage. When the charge current falls below a preset limit and the battery voltage is above recharge threshold, the charger function will automatically terminate and end the charging cycle. If the voltage of a charged battery falls below the recharge threshold, the charger starts another charging cycle.

Several safety features are provided in the SGM41542 such as over-voltage and over-current protections, battery temperature monitoring, charging safety timing, thermal shutdown and input UVLO. TS pin is connected to an NTC thermistor for battery temperature monitoring and protection in both charge and Boost modes according to JEITA profile. This device also features thermal regulation in which the charge current is reduced if the junction temperature exceeds 80°C or 120°C (selectable).

Charging status is reported by the STAT output and fault/status bits. A negative pulse is sent to the nINT output pin as soon as a fault occurs to notify the host. BATFET reset control is provided by nQON pin to exit ship mode or for a full system reset.

The device supplies a DCEN signal to control an external P-MOSFET or load switch as a direct charging path for low voltage PMID, or to control a 2:1 switching capacitor divider for high voltage PMID.

The device is available in a Green TQFN-4×4-24L package.

PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
SGM41542	TQFN-4×4-24L	-40°C to +85°C	SGM41542YTQF24G/TR	SGM41542 YTQF24 XXXXX	Tape and Reel, 3000

MARKING INFORMATION

NOTE: XXXXX = Date Code, Trace Code and Vendor Code.

Х	Х	Х	Х	Х	
Т				T	

Vendor Code

— Trace Code

Date Code - Year

Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

ABSOLUTE MAXIMUM RATINGS

Voltage Range (with Respect to GND)

VBUS (Converter Not Switching)	2V to 22V ⁽¹⁾
BTST, PMID (Converter Not Switching)	
SW	2V to 16V
SW (Peak for 10ns Duration)	3V to 16V
BTST to SW	0.3V to 6V
D+, D	0.3V to 6V
REGN, TS, nCE, BAT, SYS (Converter No	ot Switching)
	0.3V to 6V
SDA, SCL, nINT, nQON, STAT, DCEN	0.3V to 6V
Output Sink Current	
STAT	6mA
nINT	6mA
Package Thermal Resistance	
TQFN-4×4-24L, θ _{JA}	35°C/W
TQFN-4×4-24L, θ _{JB}	10°C/W
TQFN-4×4-24L, θJC	16°C/W
Junction Temperature	
Storage Temperature Range	
Lead Temperature (Soldering, 10s)	+260°C
ESD Susceptibility	
HBM	2000V
CDM	1000V

NOTE: 1. Maximum 28V for 10 seconds.

RECOMMENDED OPERATING CONDITIONS

Input Voltage Range, V _{VBUS}	3.9V to 13.5V
Input Current (VBUS), I _{IN}	3.8A (MAX)
Output DC Current (SW), I _{SWOP}	5A (MAX)
Battery Voltage, VBATOP	4.624V (MAX)
Fast Charging Current, ICHGOP	3.78A (MAX)
Discharging Current (Continuous), IBATOP	6A (MAX)
Operating Ambient Temperature Range	40°C to +85°C

OVERSTRESS CAUTION

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.


ESD SENSITIVITY CAUTION

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

PIN CONFIGURATION



TQFN-4×4-24L

PIN DESCRIPTION

PIN	NAME	TYPE ⁽¹⁾	FUNCTION
1	VBUS	Р	Charger Input (V _{IN}). The internal N-channel reverse blocking MOSFET (RBFET) is connected between VBUS and PMID pins. Place a 1µF ceramic capacitor from VBUS pin to GND close to the device. This pin senses the input voltage.
2	D+	AIO	Positive USB Data Line. D+/D- based USB device protocol detection and voltage of this pin can be set by DP_VSET[1:0].
3	D-	AIO	Negative USB Data Line. D+/D- based USB device protocol detection and voltage of this pin can be set by DM_VSET[1:0].
4	STAT	DO	Open-Drain Charge Status Output. Use a $10k\Omega$ pull-up to the logic high rail (or an LED + a resistor). The STAT pin acts as follows: During charge: low (LED ON). Charge completed or charger in sleep mode: high (LED OFF). Charge suspended (in response to a fault): 1Hz, 50% duty cycle pulses (LED BLINKS). The function can be disabled via EN_ICHG_MON[1:0] register.
5	SCL	DI	I^2 C Clock Signal. Use a 10kΩ pull-up to the logic high rail.
6	SDA	DIO	I^2C Data Signal. Use a $10k\Omega$ pull-up to the logic high rail.
7	nINT	DO	Open-Drain Interrupt Output Pin. Use a $10k\Omega$ pull-up to the logic high rail. The nINT pin is active low and sends a negative 256µs pulse to inform host about a new charger status update or a fault.
8, 24	NC	—	Do Not Connect and Leave This Pin Float.
9	nCE	DIO	Charge Enable Input Pin (Active Low). Battery charging is enabled when CHG_CONFIG bit is 1 and nCE pin is pulled low.
10	DCEN	_	External Direct Charge Enable Pin. This pin can be set high to enable an external direct charging device.
11	11 TS AI		Temperature Sense Input Pin. Connect to the battery NTC thermistor that is grounded on the other side. To program operating temperature window, it can be biased by a resistor divider between REGN and GND. Charge suspends if TS voltage goes out of the programmed range. It is recommended to use a 103AT-2 type thermistor. If NTC or TS pin function is not needed, use a $10k\Omega/10k\Omega$ pair for the resistor divider.

PIN DESCRIPTION (continued)

PIN	NAME	TYPE ⁽¹⁾	FUNCTION
12	nQON	DI	BATFET On/Off Control Input. Use an internal pull-up to a small voltage for maintaining the default high logic (whenever a source or battery is available). In the ship mode, the BATFET is off. To exit ship mode and turn BATFET on, a logic low pulse with a duration of $t_{SHIPMODE}$ (1s TYP) can be applied to nQON. When VBUS source is not connected, a logic low pulse with a duration of t_{QON_RST} (10s TYP) resets the system power (SYS) by turning BATFET off for t_{BATFET_RST} (320ms TYP) and then back on to provide a full power reset for system.
13, 14	BAT	Ρ	Battery Positive Terminal Pin. Use a 10μ F capacitor between BAT and GND pins close to the device. SYS and BAT pins are internally connected by BATFET with current sensing capability.
15, 16	SYS	Р	Connection Point to Converter Output. SYS connects to the converter LC filter output that powers the system. BAT to SYS internal current (power from battery to system) is sensed. Connect a 20μ F capacitor between SYS pin and GND close to the device.
17, 18	GND	—	Ground Pin of the Device.
19, 20	SW	Ρ	Switching Node Output. Connect SW pin to the output inductor. Connect a 47nF bootstrap capacitor from SW pin to BTST pin.
21	BTST	Ρ	High-side Driver Positive Supply. It is internally connected to the boost-strap diode cathode. Use a 47nF ceramic capacitor from SW pin to BTST pin.
22	REGN	Ρ	LDO Output that Powers LSFET Driver and Internal Circuits. Internally, the REGN pin is connected to the anode of the bootstrap diode. Connect a 4.7μ F (10V rating) ceramic capacitor from REGN pin to GND. It is recommended to place the capacitor close to the REGN pin.
23	PMID	Ρ	PMID Pin. PMID is the actual higher voltage port of converter (Buck or Boost) and is connected to the drain of the reverse blocking MOSFET (RBFET) and the drain of HSFET. Connect a 22μ F ceramic capacitor from PMID pin to GND. It is the proper point for decoupling of high frequency switching currents.
Exposed Pad	_	Р	Thermal Pad and Ground Reference. It is the ground reference for the device and also the thermal pad to conduct heat from the device (not suitable for high current return). Tie externally to the PCB ground plane (GND). Thermal vias under the pad are needed to conduct the heat to the PCB ground planes.

NOTE:

1. AI = Analog Input, AO = Analog Output, AIO = Analog Input and Output, DI = Digital Input, DO = Digital Output, DIO = Digital Input and Output, P = Power.

ELECTRICAL CHARACTERISTICS

 $(V_{VBUS_UVLOZ} < V_{VBUS_OV} \text{ and } V_{VBUS} > V_{BAT} + V_{SLEEP}, T_J = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ typical values are at } T_J = +25^{\circ}C, \text{ unless otherwise noted.}$

otherwise noted	/	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
Quiescent Curre			COND					
Battery Discharge (BAT, SW, SYS)	e Current	I _{BQ_VBUS}	V_{BAT} = 4.5V, V_{VBUS} < $V_{VBUS_{UVLOZ}}$, leakage between BAT and VBUS, BATFET off			0.1	1	μΑ
Battery Discharge (BAT) in Buck Mo		I _{BQ_HIZ_BOFF}	V _{BAT} = 4.5V, HIZ mode and I VBUS, I ² C disabled, BATFE			9	20	μA
Battery Discharge (BAT, SW, SYS)	e Current	I _{BQ_HIZ_BON}	V _{BAT} = 4.5V, HIZ mode and I VBUS, I ² C disabled, BATFE			15	30	μA
<u> </u>			V _{VBUS} = 5V, HIZ mode and B no battery	BATFET_DIS = 1,		25	40	
Input Supply Curr	rent (VBUS)	I _{VBUS_HIZ}	V _{VBUS} = 12V, HIZ mode and no battery	BATFET_DIS = 1,		55	80	μA
in Buck Mode			V_{VBUS} = 12V, V_{VBUS} > V_{BAT} , co	onverter not switching		2.5	3	
		I _{VBUS}	V_{BAT} = 3.8V, I_{SYS} = 0A, V_{VBUS} converter switching, BATFE			4		mA
Battery Discharge in Boost Mode	e Current	I _{BOOST}	V_{BAT} = 4.2V, I_{VBUS} = 0A, conv	verter switching		3		mA
BAT Pin and VB	US Pin Power-l	μ						
VBUS Operating	Range	V _{VBUS_OP}	V _{VBUS} rising		3.9		13.5	V
VBUS UVLO to ⊢ (with No Battery)	lave Active I ² C	V _{VBUS_UVLOZ}	V_{VBUS} rising, T_J = +25°C			3.2	3.6	V
I ² C Active Hyster	esis	$V_{\text{VBUS}_\text{UVLOZ}_\text{HYS}}$	V _{VBUS} falling from above V _{VBUS_UVLOZ}			400		mV
	V _{VBUS} Minimum (as One of the Conditions) to Turn on REGN		V_{VBUS} rising, T_J = +25°C			3.4	3.8	V
V _{VBUS} Hysteresis (as One of the Conditions) to Turn on REGN		$V_{\text{VBUS}_\text{PRESENT}_\text{HYS}}$	V_{VBUS} falling from above V_{VBUS}	US_PRESENT		400		mV
Sleep Mode Fallii	ng Threshold	V _{SLEEP}	$V_{VBUS} - V_{BAT}, V_{VBUSMIN_FALL} \le V_{BAT} \le V_{REG}, V_{VBUS}$ falling, T _J = +25°C		20	50	80	mV
Sleep Mode Risir	ng Threshold	V _{SLEEPZ}	$V_{VBUS} - V_{BAT}, V_{VBUSMIN_FALL} \le V_{BAT} \le V_{REG}, V_{VBUS}$ rising, T _J = +25°C		140	190	240	mV
VBUS	6.5V Setting			OVP[1:0] = 01	6.15	6.5	6.85	
Over-Voltage	10.5V Setting	$V_{\text{VBUS}_\text{OV}_\text{RISE}}$	V _{VBUS} rising	OVP[1:0] = 10	9.95	10.5	11.05	V
Rising Threshold	14V Setting			OVP[1:0] = 11	13.4	14	14.6	
VBUS	6.5V Setting			OVP[1:0] = 01		110		
Over-Voltage	10.5V Setting	$V_{\text{VBUS}_\text{OV}_\text{HYS}}$		OVP[1:0] = 10		260		mV
Hysteresis	14V Setting			OVP[1:0] = 11		300		
BAT Voltage to Have Active I ² C (No Source on VBUS)		V _{BAT_UVLOZ}	V _{BAT} rising		2.65			V
RAT Doplation Th	rochold	$V_{BAT_DPL_FALL}$	V _{BAT} falling		2	2.25	2.5	v
BAT Depletion Threshold		$V_{BAT_DPL_RISE}$	V _{BAT} rising		2.25	2.5	2.75	v
BAT Depletion Rising Hysteresis		VBAT_DPL_HYS				250		mV
Bad Adapter Detection Current (Internal Current Sink)		I _{BAD_SRC}	Sink current from VBUS to C	GND		30		mA
Bad Adapter Dete Voltage Drop) Fa		$V_{\text{VBUSMIN}_{\text{FALL}}}$	V_{VBUS} falling		3.65	3.8	3.9	V
Bad Adapter Dete Voltage Drop) Hy		V _{VBUSMIN_HYS}				215		mV

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{VBUS_UVLOZ} < V_{VBUS_OV} \text{ and } V_{VBUS} > V_{BAT} + V_{SLEEP}, T_J = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ typical values are at } T_J = +25^{\circ}C, \text{ unless otherwise noted.})$

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
Power Path Management		•					
System Regulation Voltage	V _{SYS}	I _{SYS} = 0A, V _{BAT} = 4.4 BATFET_DIS = 1	V, $V_{BAT} > V_{SYS_{MIN}}$,		V _{BAT} + 50mV		V
Minimum DC System Voltage Output	V_{SYS_MIN}	I _{SYS} = 0A, V _{BAT} < SYS_ BATFET_DIS = 1	_MIN[2:0] = 101 (3.5V),	3.5	3.65		V
Maximum DC System Voltage Output	V _{SYS_MAX}	$I_{SYS} = 0A, V_{BAT} \le 4.4V, BATFET_DIS = 1$, $V_{BAT} > V_{SYS_{MIN}} = 3.5V$,	4.38	4.45	4.52	V
Top Reverse Blocking MOSFET On-Resistance between VBUS and PMID - Q1	R _{on_rbfet}				27		mΩ
Top Switching MOSFET On-Resistance between PMID and SW - Q2	R _{on_hsfet}	V _{REGN} = 5V			25		mΩ
Bottom Switching MOSFET On-Resistance between SW and GND - Q3	R _{ON_LSFET}	V _{REGN} = 5V			28		mΩ
BATFET Forward Voltage in Supplement Mode	V _{FWD}				25		mV
Battery Charger							
Charge Voltage Program Range	$V_{\text{BAT}_\text{REG}_\text{RANGE}}$			3.852		4.624	V
Charge Voltage Step	$V_{\text{BAT}_\text{REG}_\text{STEP}}$				32		mV
		VREG[4:0] = 01011	T _J = +25°C	4.192	4.208	4.224	- V
	Vbat_reg	(4.208V)	$T_J = -40^{\circ}C$ to $+85^{\circ}C$	4.184	4.208	4.232	
Channe Maltere Catting		VREG[4:0] = 01111 (4.352V)	T _J = +25°C	4.333	4.35	4.367	
Charge Voltage Setting			$T_J = -40^{\circ}C$ to $+85^{\circ}C$	4.324	4.35	4.376	
		VREG[4:0] = 10001 (4.400V)	T _J = +25°C	4.380	4.397	4.414	
			$T_J = -40^{\circ}C$ to $+85^{\circ}C$	4.371	4.397	4.423	
	VBAT_REG_ACC	$V_{BAT_REG} = 4.208V$ or $V_{BAT_REG} = 4.352V$ or $V_{BAT_REG} = 4.400V$	T _J = +25°C	-0.4		0.4	
Charge Voltage Setting Accuracy			T _J = -40°C to +85°C	-0.6		0.6	%
Charge Current Regulation Range	I _{CHG REG RANGE}	- BAI_ALG		0		3780	mA
Charge Current Regulation Step	I _{CHG_REG_STEP}	T, = +25°C			60		mA
с с ,			I _{CHG} = 60mA	0.035	0.055	0.075	
			I _{CHG} = 240mA	0.2	0.23	0.255	-
		$V_{BAT} = 3.8V,$	I _{CHG} = 720mA	0.64	0.7	0.755	
		T _J = +25°C	I _{CHG} = 1.38A	1.24	1.35	1.47	
			I _{CHG} = 2.04A	1.93	2.04	2.15	
Charge Current Regulation Setting	CHG_REG		I _{CHG} = 60mA	0.045	0.06	0.08	A
			I _{CHG} = 240mA	0.21	0.24	0.275	
		$V_{BAT} = 3.1V,$	I _{CHG} = 720mA	0.67	0.72	0.77	
		T _J = +25°C	I _{CHG} = 1.38A	1.31	1.38	1.45	
			I _{CHG} = 2.04A	1.97	2.04	2.11	1
Pre-Charge Current Regulation Setting	I _{PRECHG}	IPRECHG[3:0] = 0010 (180mA), T _J = +25°C		150	180	210	mA
Battery LOW Falling Threshold	V _{BATLOW_FALL}	I _{CHG} = 480mA		2.82	2.95	3.08	V
Battery LOW Rising Threshold	V _{BATLOW_RISE}	Change from pre-charge to fast charging		3.06	3.15	3.24	V
Termination Current Regulation Setting		I _{CHG} > 1.26A, V _{BAT_REG} = 4.208V	ITERM[3:0] = 0010 (180mA), T _J = +25°C	135	167	200	
Termination Current Regulation Setting	ITERM	I _{CHG} ≤ 1.26A, V _{BAT_REG} = 4.208V	ITERM[3:0] = 0010 (180mA), T _J = +25°C	145	172	200	mA

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{VBUS_UVLOZ} < V_{VBUS_OV} \text{ and } V_{VBUS} > V_{BAT} + V_{SLEEP}, T_J = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ typical values are at } T_J = +25^{\circ}C, \text{ unless otherwise noted.})$

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Battery Charger							
	V _{SHORT}	V _{BAT} falling, T _J = +25°C		1.93	2	2.07	
Battery Short Voltage	V _{SHORTZ}	V _{BAT} rising, T _J = +25°C		2.13	2.19	2.25	V
Battery Short Current	I _{SHORT}	V _{BAT} < V _{SHORTZ}			90		mA
		V _{BAT} falling, VRECHG =	0 (100mV)	80	110	145	
Recharge Threshold below V_{BAT_REG}	V _{RECHG}	V _{BAT} falling, VRECHG =	1 (200mV)	190	220	260	mV
System Discharge Load Current	I _{SYS_LOAD}	V _{SYS} = 4.2V			17		mA
BATFET MOSFET On-Resistance	R _{ON_BATFET}	V_{BAT} = 4.2V, measured from	m BAT pin to SYS pin, T_J = +25°C		19	25	mΩ
Input Voltage and Current Regulat	ion (DPM: Dy	namic Power Managem	ent)				
			VINDPM_OS = 00 (4.4V)	4.31	4.4	4.49	
land Maltana Damilation Limit			VINDPM_OS = 01 (6.4V)	6.29	6.39	6.49	
Input Voltage Regulation Limit	VINDPM	VINDPM[3:0] = 0101	VINDPM_OS = 10 (8V)	7.84	7.98	8.12	V
			VINDPM_OS = 11 (11V)	10.77	10.96	11.15	
Input Voltage Regulation Accuracy	VINDPM_ACC			-2		2	%
Input Voltage Regulation Limit Tracking VBAT	V _{DPM_VBAT}	V _{BAT} = 4V, V _{INDPM} = 3.9V VDPM_BAT_TRACK[1:0			4.35		V
			IINDPM[4:0] = 00100 (500mA)	445		640	
	I _{indpm}	$V_{VBUS} = 5V$, current pulled from SW, $T_J = +25^{\circ}C$	IINDPM[4:0] = 01000 (900mA)	825		1000	
USB Input Current Regulation Limit			IINDPM[4:0] = 01110 (1.5A)	1370		1530	mA
			IINDPM[4:0] = 10011 (2A)	1820		1980	
Input Current Limit during System Start-Up Sequence	I _{IN_START}				270		mA
BAT Pin Over-Voltage Protection							
Dettern Over Velterne Threehold	$V_{\text{BATOVP}_{\text{RISE}}}$	As percentage of	V _{BAT} rising	102.8	103.8	104.8	0/
Battery Over-Voltage Threshold	V _{BATOVP_FALL}	$V_{BAT_{REG}}, T_{J} = +25^{\circ}C$	V _{BAT} falling	100.8	101.8	102.8	%
Thermal Regulation and Thermal S	Shutdown				•	•	
Junction Temperature Regulation	-	Temperature increasing	TREG = 1 (120°C)		120		~
Threshold	T _{JUNCTION_REG}	Temperature increasing	TREG = 0 (80°C)		80		°C
Thermal Shutdown Rising Temperature	T _{SHUT}	Temperature increasing			150		°C
Thermal Shutdown Hysteresis	T _{SHUT_HYS}				30		°C
JEITA Thermistor Comparator (Bu	ck Mode)				•	•	
T1 (0°C) Threshold Voltage on TS Pin	V _{T1}	Charge suspends if temp (T < T1), as percentage		72.6	73.2	73.8	%
T1 Falling		As percentage of V _{REGN}		71.1	71.6	72.1	
T2 (10°C) Threshold	V _{T2}	Charge sets to $I_{CHG}/2$ and the lower of 4.1V and V_{REG} if T1 < T < T2, as percentage of V_{REGN}		67.5	68.0	68.5	%
T2 Falling	- 12	As percentage of V _{REGN}		66.2	66.7	67.2	
T3 Rising		As percentage of V_{REGN}		45.4	45.9	46.4	
T3 (45℃) Threshold	V_{T3}	Charge sets to the lower as percentage of V _{REGN}	of 4.1V and V_{REG} if T3 < T < T4,	44	44.5	45	%
T4 Rising	N/	As percentage of V _{REGN}		35	35.5	36	0/
T4 (60°C) Threshold	V _{T4}	Charge suspends if T >	Γ4, as percentage of V _{REGN}	33.7	34.2	34.7	%

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{VBUS_UVLOZ} < V_{VBUS_OV} \text{ and } V_{VBUS} > V_{BAT} + V_{SLEEP}, T_J = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ typical values are at } T_J = +25^{\circ}C, \text{ unless otherwise noted.})$

otherwise noted.) PARAMETER	SYMBOL	CONDITIONS			TYP	MAX	UNITS
Cold or Hot Thermistor Comparator			•	MIN			00
Cold Temperature Threshold							
(TS Pin Voltage Rising Threshold)	V _{BCOLD}	As percentage of V _{REGN} (approx.	-20°C w/ 103AT)	79.3	80	80.7	%
TS Voltage Falling (Exit from Cold Range to Cool)	V BCOLD	As percentage of V_{REGN}		78.5	79	79.5	70
Hot Temperature Threshold (TS Pin Voltage Falling Threshold)	N	As percentage of V _{REGN} (approx.	60°C w/ 103AT)	30.7	31.2	31.7	%
TS Voltage Rising (Exit Hot Range to Warm)	- V _{внот}	As percentage of V _{REGN}		33.9	34.5	35.1	%
Charge Over-Current Comparator (ycle-by-Cycl	e)					
HSFET Cycle-by-Cycle Over-Current Threshold	I _{HSFET_OCP}	T _J = +25°C		6.6		9.2	А
System Overload Threshold	I _{BATFET_OCP}	T _J = +25°C		9			А
Charge Under-Current Comparator	(Cycle-by-Cyc	cle)					
LSFET Under-Current Falling Threshold	I _{LSFET_UCP}	Change rectifier from synchrono non-synchronous mode	us mode to		180		mA
PWM							
	4	Oscillator frequency, T _J = +25°C	Buck mode	1380	1500	1620	
PWM Switching Frequency	f _{sw}		Boost mode	1380	1500	1620	kHz
Maximum PWM Duty Cycle ⁽¹⁾	ximum PWM Duty Cycle ⁽¹⁾ D _{MAX}		•		99		%
Boost Mode Operation							
Boost Mode Regulation Voltage	t Mode Regulation Voltage V _{OTG_REG} V _{BAT} = 3.8V, I _{PMID} = 0A, BOOSTV[1:0] = 10 (5.15V)		4.99	5.13	5.28	V	
Boost Mode Regulation Voltage Accuracy	V _{OTG_REG_ACC}	REG_ACC V _{BAT} = 3.8V, I _{PMID} = 0A, BOOSTV[1:0] = 10 (5.15V)		-2.8		2.9	%
		V_{BAT} falling, MIN_BAT_SEL = 0		2.88	3.0	3.1	
Exit Boost Mode Due to Low Battery	V _{BATLOW_OTG}	V _{BAT} rising, MIN_BAT_SEL = 0		3.03	3.2	3.35	v
Voltage		V _{BAT} falling, MIN_BAT_SEL = 1		2.32	2.5	2.66	V
		V _{BAT} rising, MIN_BAT_SEL = 1		2.51	2.7	2.88	
		BOOST_LIM = 0 (1.2A), T _J = +25°C		1.1	1.4	1.75	
OTG Mode Maximum Output Current	I _{OTG}	BOOST_LIM = 1 (2A), T _J = +25°C		1.9	2.35	2.8	A
OTG Over-Voltage Threshold	V _{OTG_OVP}	Rising threshold		5.8	6	6.2	V
HSFET Under-Current Falling Threshold	I _{OTG_HSZCP}	Change rectifier from synchrono non-synchronous mode	us mode to		430		mA
REGN LDO				•			
		V_{VBUS} = 9V, I_{REGN} = 40mA		4.35	4.75	5.15	
REGN LDO Output Voltage	VREGN	V _{REGN} V _{VBUS} = 5V, I _{REGN} = 20mA		4.75	4.85	4.95	V
Logic I/O Pin Characteristics (nCE,	DCEN, SCL, S	SDA, nQON)					
Input Low Threshold SCL, SDA,	VIL					0.4	V
Input High Threshold nQON, nCE	V _{IH}			1.3			V
Input Low Threshold	V _{IL}				0.1		V
Input High Threshold DCEN V _{IH}					REGN		V
High-Level Leakage Current	I _{BIAS}	Pull up rail 1.8V			0.1	1	μA
Logic I/O Pin Characteristics (nPG,	STAT, nINT) -	- Open-Drain		-			
Low-Level Output Voltage	V _{OL}					0.2	V

NOTE: 1. Guaranteed by design. Not production tested.


High Input Voltage, 3.78A Single-Cell Battery Charger with NVDC Power Path Management


TIMING REQUIREMENTS

 $(V_{VBUS_UVLOZ} < V_{VBUS_OV} \text{ and } V_{VBUS} > V_{BAT} + V_{SLEEP}, T_J = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ typical values are at } T_J = +25^{\circ}C, \text{ unless otherwise noted.}$


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
V _{VBUS} /V _{BAT} Power-Up		· · · · · ·		•	•	
VBUS OVP Reaction Time	t _{ACOV}	V_{VBUS} rising above ACOV threshold to turn off Q2		0.1		μs
Wait Window for Bad Adapter Detection	t _{BADSRC}			30		ms
Battery Charger						
Deglitch Time for Charge Termination	$t_{\text{TERM}_{DGL}}$			230		ms
Deglitch Time for Recharge	t _{RECHG_DGL}			230		ms
System Over-Current Deglitch Time to Turn off Q4	t _{SYSOVLD_DGL}			112		μs
Battery Over-Voltage Deglitch Time to Disable	t _{BATOVP}			1		μs
Charge	t _{BATOVP_DCEN}	DCEN active	2.8	3.5	4.4	ms
Typical Charge Safety Timer Range	t _{SAFETY}	CHG_TIMER = 1	14.5	16	17.9	hr
Typical Top-Off Timer Range	t _{TOP_OFF}	TOPOFF_TIMER[1:0] = 10 (35min)	31	35	39	min
nQON Timing and Ship Mode Timing						
nQON Negative Pulse Low Pulse Width to Turn on BATFET and Exit Ship Mode	t _{shipmode}		0.9	1	1.2	s
nQON Low Time to Reset BATFET	t _{QON_RST}		9	10	11.5	s
BATFET off Time during Full System Reset	t _{BATFET_RST}		285	320	355	ms
Wait Delay for Entering Ship Mode	t _{SM_DLY}		11	12.3	13.5	S
Digital Clock and Watchdog Timer		· · · · ·		•	•	
Watchdog Reset Time	t _{WDT}	WATCHDOG[1:0] = 01, REGN LDO disabled		40.9		s
Digital Clock Frequency in Low Power	f _{LPDIG}	REGN LDO disabled		31		kHz
Digital Clock Frequency	f _{DIG}	REGN LDO enabled		500		kHz
I ² C Interface	•	· · · ·				•
SCL Clock Frequency	f _{SCL}			400		kHz


TYPICAL PERFORMANCE CHARACTERISTICS







Charge Current Accuracy vs. Charge Current I²C Setting







TYPICAL PERFORMANCE CHARACTERISTICS (continued)









TYPICAL PERFORMANCE CHARACTERISTICS (continued)







Power-Up with Charge Enabled

Time (100ms/div)





TYPICAL APPLICATION CIRCUIT





FUNCTIONAL BLOCK DIAGRAM




Figure 2. Block Diagram

DETAILED DESCRIPTION

The SGM41542 is a power management and charger device for applications such as cell phones and tablets that use high capacity single-cell Li-lon or Li-polymer batteries. The SGM41542 can accommodate a wide range of input sources including USB, wall adapter and car chargers. It is optimized for 5V input (USB voltage) but is capable to operate with input voltages from 3.9V to 13.5V. It also supports JEITA profile for battery charging safety at high or low temperatures. Automatic power path selection to power the system (SYS) from the input source (VBUS), battery (BAT), or both, is another feature of the device. Battery charge current is programmable and can reach to a maximum of 3.78A (charge). In the Boost mode, the battery voltage is boosted to power the VBUS pin (2A MAX) when it is a power receiving node (USB OTG) that is typically regulated to 5.15V.

The device may operate in several different modes:

In HIZ mode, the reverse blocking FET (Q1), internal REGN LDO, converter switches and some other parts of the internal circuit remain off to save the battery while it is supplying DC power to the system through BATFET.

In the sleep mode, the switching is stopped. The charger goes to the sleep mode when the input source voltage (V_{VBUS}) is not high enough for charging the battery. In other words, V_{VBUS} is smaller than $V_{BAT} + V_{SLEEP}$ (where V_{SLEEP} is a small threshold) and Buck converter is not able to charge, even at its maximum duty cycle. The Boost may also go to the sleep mode if similar issue happens in the reverse direction (when V_{VBUS} is almost equal or smaller than V_{BAT}).

In supplement mode, the input source power is not enough to supply system demanded power and the battery assists by discharging to the system in parallel, providing the deficit.

Power-On Reset (POR)

The internal circuit of the device is powered from the greater voltage between V_{VBUS} and V_{BAT}. When the voltage of the selected source goes above its UVLO level (V_{VBUS} > V_{VBUS_UVLOZ} or V_{BAT} > V_{BAT_UVLOZ}), a POR happens and activates the sleep comparator, battery depletion comparator and BATFET driver. Upon activation, the I²C interface will also be ready for communication and all registers reset to their default values.

Power-Up from Battery Only (No Input Source)

When only the battery is presented as a source and its voltage is above depletion threshold ($V_{BAT_DPL_RISE}$), the BATFET turns on and connects the battery to the system. The quiescent current is minimum because the REGN LDO remains off. Conduction losses are also low due to small R_{DSON} of BATFET. Low losses help to extend the battery run time.

The discharge current through BATFET is continuously monitored. In the supplement mode, if a system overload (or short) occurs ($I_{BAT} > I_{BATFET_OCP}$), the BATFET is turned off immediately and BATFET_DIS bit is set to 1. The BATFET will not enable until the input source is applied or one of the BATFET Enable Mode (Exit Ship Mode) methods (explained later) is used to activate the BATFET.

Power-Up Process from the Input Source

Upon connection of an input source (VBUS), its voltage sensed from VBUS pin is checked to turn on the internal REGN LDO regulator and the bias circuits (no matter if the battery is present or not). The input current limit is determined and set before the Buck converter is started. The sequences of actions when VBUS as input source is powered up are:

1. REGN LDO power-up.

2. Poor source detection (qualification).

3. Input source type detection. (Based on D+/D- input. It is used to set the default input current limit (IINDPM[4:0]).)

4. Setting of the input voltage limit threshold (VINDPM threshold).

5. DC/DC converter power-up.

Details of the power-up steps are explained in the following sections.

REGN LDO Power-Up

The REGN low dropout regulator powers the internal bias circuits, HSFET and LSFET gate drivers and TS rail (thermistor pin). The STAT pin can also be pulled up to REGN. The REGN enables when the following 2 conditions are satisfied and remain valid for a 220ms delay time, otherwise the device stays in high impedance mode (HIZ) with REGN LDO off.

1. V_{VBUS} > V_{VBUS_PRESENT}.

2. $V_{VBUS} > V_{BAT} + V_{SLEEPZ}$ (in Buck mode) or $V_{VBUS} < V_{BAT} + V_{SLEEP}$ (in Boost mode).

In HIZ state, the quiescent current drawn from VBUS is very small (less than $I_{\text{VBUS}_\text{HIZ}}$). System is only powered by the battery in HIZ mode.

DETAILED DESCRIPTION (continued)

Poor Source Detection (Qualification)

When REGN LDO is powered, the input source (adaptor) is checked for its type and current capacity. To start the Buck converter, the input (VBUS) must meet the following conditions:

1. $V_{VBUS} < V_{VBUS_{OV}}$.

2. $V_{VBUS} > V_{VBUSMIN}$ during t_{BADSRC} test period (30ms TYP) in which the I_{BAD_SRC} (30mA TYP) current is pulled from VBUS.

If the test is failed, the conditions are repeatedly checked every 2 seconds. As soon as the input source passes qualification, the VBUS_GD bit in status register is set to 1 and a pulse is sent to the nINT pin to inform the host. Type detection will start as next step.

Input Source Type Detection

The input source detection will run through the D+/D- lines while REGN LDO is powered and after the VBUS_GD bit is set. The SGM41542 can detect the input source types which include SDP/CDP/DCP and non-standard adapter through the D+/D- pins following USB BC1.2 Specification. A pulse is sent to nINT pin to inform the host when the input source type detection is completed. Some registers and pins are also updated as detailed below:

1. Input current limit register (the value in the IINDPM[4:0]) is changed to set current limit.

2. PG_STAT (power good) bit is set.

3. VBUS_STAT[2:0] register is updated to indicate USB or adaptor input source types.

The input current is always limited by the IINDPM[4:0] register and the limit can be updated by the host if needed.

Input Current Limit by D+/D- Detection

The SGM41542 integrates a D+/D- based input source detection to set the input current limit when VBUS is plugged in. When input source is plugged in, the device starts USB BC1.2 detection and set the SDP/CDP/DCP related input current limit. And if the data contact detection timer expires, the non-standard adapter detection starts and then sets the input current limit. Please refer to Table 1 and Table 2.

Force Detection of Input Current Limit

The host can set IINDET_EN bit to 1 in host mode to force the device to run. And the IINDET_EN bit returns to 0 by itself and input result is updated after the detection is completed.

D+/D- Output Voltage Setting

The host can be set D+/D- output voltages by DP_VSET[1:0] and DM_VSET[1:0] to HIZ, 0V, 0.6V or 3.3V. When BC1.2 detection runs, these bits are ignored.

Table 1. Non-Standard Adapter Detection

Non-Standard Adapter	D+ Threshold	D- Threshold	Input Current Limit (A)
Divider 1	VD+ within V2P7	VD- within V2P0	2.1
Divider 2	VD+ within V1P2	VD- within V1P2	2
Divider 3	VD+ within V2P0	VD- within V2P7	1
Divider 4	VD+ within V2P7	VD- within V2P7	2.4

Table 2. Input Current Limit Setting from D+/D- Detection

D+/D- Detection	Input Current Limit (I _{INDPM})
USB SDP (USB500)	500mA
USB CDP	1.5A
USB DCP	2.4A
Divider 1	2.1A
Divider 2	2A
Divider 3	1A
Divider 4	2.4A
Unknown 5V Adapter	500mA

Setting of the Input Voltage Limit Threshold (VINDPM Threshold)

A wide voltage range (3.9V to 5.4V, 5.9V to 9V, 10.5V to 12V) is supported for the input voltage limit setting in VINDPM[3:0] and VINDPM_OS[1:0]. 4.5V is the default for USB.

The device supports dynamic tracking of the battery voltage (VINDPM). VDPM_BAT_TRACK[1:0] bits can be used to enable tracking (00 to disable tracking) and set the tracking offset value. When the tracking is enabled, the input voltage limit will be set to the larger value between the VINDPM[3:0] and V_{BAT} + VDPM_BAT_TRACK[1:0]. The VDPM_BAT_TRACK[1:0] tracking offset can be set to 200mV, 250mV or 300mV. And this function only takes effect when VINDPM_OS[1:0] = 00.

DC/DC Converter Power-Up

The 1.5MHz switching converter composed of LSFET and HSFET is enabled and can start switching when the input current limit is set. Converter is initiated with a soft-start when the system voltage is ramped up. The input current is limited to 200mA or IINDPM[4:0], whichever is smaller, if SYS voltage is less than 2.2V, otherwise the limit is set to IINDPM[4:0].

The BATFET remains on to charge the battery if the battery charging function is enabled, otherwise BATFET turns off.

When converter operates for battery charging, it acts as an efficient, fixed frequency synchronous Buck converter regardless of the input/output voltages and currents. However, it is capable to switch to PFM mode at light load when charging is disabled or when the detected battery voltage is less than minimum system voltage setting. PFM operation can be enabled or prevented in either Buck or Boost mode using the PFM DIS bit.

DETAILED DESCRIPTION (continued)

Boost Mode

The SGM41542 supports USB On-The-Go. When a load device is connected to the USB port, the converter can operate as a step-up synchronous converter (Boost mode) with 1.5MHz switching frequency to supply power from the battery to that load. The 1.2A USB OTG output current limit requirement is achieved by programming, however the Boost converter can deliver 2A to the output (default limit). Converter will be set to Boost mode if at least 30ms is passed from enabling this mode (OTG_CONFIG bit = 1) and the following conditions are satisfied:

1. $V_{BAT} > V_{BATLOW_OTG}$.

2. $V_{VBUS} < V_{BAT} + V_{SLEEP}$ (in sleep mode).

3. Acceptable voltage range at TS pin ($V_{BHOT} < V_{TS} < V_{BCOLD}$).

The output voltage is set to $V_{VBUS} = 5.15V$ and is maintained as long as V_{BAT} is above V_{BATLOW_OTG} . The output current can reach up to the programmed value by BOOST_LIM bit (2A or 1.2A). The VBUS_STAT[2:0] status register bits are set to 111 in Boost mode (OTG).

To minimize the output overshoot in Boost mode, the device starts with PFM first and then switches to PWM. As stated before, PFM can be avoided by using PFM_DIS bit in Buck and Boost modes.

Host Mode and Default Mode Operation with the Watchdog Timer

After a power-on reset, the device starts in default mode (standalone) with all registers reset as if the watchdog timer is expired. When the host is in sleep mode or there is no host, the device stays in the default mode in which the SGM41542 operates like an autonomous charger. The battery is charged for 16 hours (default value for the fast charging safety timer). Then the charge stops while Buck converter continues to operate to power the system load. In this mode, WATCHDOG FAULT bit is high.

Most of the flexibility features of the SGM41542 become available in the host mode when the device is controlled by a host with I²C. By setting the WD_RST bit to 1, the charger mode changes from default mode to host mode. In this mode the WATCHDOG_FAULT bit is low and all device parameters can be programmed by the host. To prevent device watchdog reset that results in going back to default mode, the host must disable the watchdog timer by setting WATCHDOG[1:0] = 00, or it must consistently reset the watchdog timer before expiry by writing 1 to WD_RST to prevent WATCHDOG_FAULT bit to be set. Every time a 1 is written to the WD_RST, the watchdog timer will restart counting. Therefore, it should be reset again before overflow (expiry) to keep the device in the host mode. If the watchdog timer expires (WATCHDOG_FAULT bit = 1), the device returns to default mode and all registers are reset to their default values except for EN_ICHG_MON[1:0], IINDPM[4:0], PFM_DIS, SYS_MIN[2:0], MIN_BAT_SEL, Q1_FULLON, OVP[1:0], BOOSTV[1:0], VINDPM[3:0], VDPM_BAT_TRACK[1:0], BATFET_DIS, BATFET_DLY, VINDPM_INT_MASK, IINDPM_INT_MASK, REG_RST and VINDPM_OS[1:0] bits that keep their values unchanged.




Figure 3. Watchdog Timer Flow Chart

Battery Charging Management

The SGM41542 is designed for charging single-cell Li-lon or Li-poly batteries with a charge current up to 3.78A (MAX). The battery connection switch (BATFET) is in the charge or discharge current path features low on-resistance (19m Ω) to allow high efficiency and low voltage drop.

Charging Cycle in Autonomous Mode

Charging is enabled if CHG_CONFIG = 1 and nCE pin is pulled low. In default mode, the SGM41542 runs a charge cycle with the default parameters itemized in Table 3. At any moment, the host can control the charging operations by writing the registers.

Table 3. Charging Parameter Default Setting

Default Mode	SGM41542
Charging Voltage (V _{REG})	4.208V
Charging Current (I _{CHG})	2.04A
Pre-Charge Current (I _{PRECHG})	180mA
Termination Current (I _{TERM})	180mA
Temperature Profile	JEITA
Safety Timer	16 hours

DETAILED DESCRIPTION (continued)

Start a New Charging Cycle

If the converter can start switching and all the following conditions are satisfied, a new charge cycle starts:

- NTC temperature fault is not asserted (TS pin).
- · Safety timer fault is not asserted.
- BATFET is not forced off. (BATFET_DIS bit = 0).

• Charging enabled (3 conditions: CHG_CONFIG bit = 1, ICHG[5:0] register is not 0mA and nCE pin is low).

• Battery voltage is below the programmed full charge level (V_{REG}) .

A new charge cycle starts automatically if battery voltage falls below the recharge threshold level (V_{REG} - 100mV or V_{REG} - 200mV configured by VRECHG bit). Also, if the charge cycle is completed, a new charging cycle can be initiated by toggling of the nCE pin or CHG_CONFIG bit.

Normally a charge cycle terminates when the charge voltage is above the recharge threshold level and the charging current falls below the termination threshold if the device is not in thermal regulation or Dynamic Power Management (DPM) mode.

Charge Status Report

STAT is an open-drain output pin that reports the status of charge and can drive an LED for indication: a low indicates charging is in progress, a high shows charging is completed or disabled and alternating low/high (blinking) show a charging fault. The STAT may be disabled (keep the open drain switch off) by setting EN_ICHG_MON[1:0] = 11.

The CHRG_STAT[1:0] status register reports the present charging phase and status by two bits: 00 = charging disabled, 01 = in pre-charge, 10 = in fast charging (constant current mode or constant voltage mode) and 11 = charging completed.

A negative pulse is sent on nINT pin to inform the host when a charging cycle is completed.

In addition, the output status of STAT pin can be set by $STAT_SET[1:0]$ bits, 00 = LED off (HIZ), 01 = LED on (low), 10 = LED blinking at 1s on 1s off, 11 = LED blinking at 1s on 3s off. This two bits only take effect when EN_ICHG_MON[1:0] = 01.

Charge Status Report

STAT is an open-drain output pin that reports the status of charge and can drive an LED for indication: a low indicates charging is in progress, a high shows charging is completed or disabled and alternating low/high (blinking) show a charging fault. The STAT may be disabled (keep the open drain switch off) by setting EN_ICHG_MON[1:0] = 11.

The CHRG_STAT[1:0] status register reports the present charging phase and status by two bits: 00 = charging disabled, 01 = in pre-charge, 10 = in fast charging (constant current mode or constant voltage mode) and 11 = charging completed.

A negative pulse is sent on nINT pin to inform the host when a charging cycle is completed.

In addition, the output status of STAT pin can be set by $STAT_SET[1:0]$ bits, 00 = LED off (HIZ), 01 = LED on (low), 10 = LED blinking at 1s on 1s off, 11 = LED blinking at 1s on 3s off. This two bits only take effect when EN_ICHG_MON[1:0] = 01.

Battery Charging Profile

The SGM41542 features a full battery charging profile with five phases. In the beginning of the cycle, the battery voltage (V_{BAT}) is tested and appropriate current and voltage regulation levels are selected as shown in Table 4. Depending on the detected status of the battery, the proper phase is selected to start or for continuation of the charging cycle. The phases are trickle charge (V_{BAT} < 2.2V), pre-charge and fast-charge (constant current and constant voltage).

V _{BAT}	Selected Charging Current	Default Value in the Register	CHRG_STAT[1:0]
< 2.2V	I _{SHORT}	90mA	01
2.2V to 3V	I _{PRECHG}	180mA	01
> 3V	I _{CHG}	2.048A	10

Table 4. Charging Current Setting Based on VBAT

Note that in the DPM or thermal regulation modes, normal charging functions are temporarily modified: The charge current will be less than the value in the register; termination is disabled, and the charging safety timer is slowed down by counting at half clock rate.

DETAILED DESCRIPTION (continued)

Termination

A charge cycle is terminated when the battery voltage is above the recharge threshold and the current falls below the programmed termination current. Unless there is a high power demand for system and need to operate in supplement mode, the BATFET turns off at the end of the charge cycle. Even after termination, the Buck converter continues to operate to supply power to the system.

CHRG_STAT[1:0] is set to 11 and a negative pulse is sent to nINT pint after termination.

If the charger is regulating input current or input voltage or junction temperature instead of charge current, termination will be temporarily prevented. EN_TERM bit is termination control bit and can be set to 0 to disable termination before it happens.

At low termination currents (60mA TYP), the offset in the internal comparator may give rise to a higher (+10mA to +20mA) actual termination current. A delay in termination can be added (optional) as a compensation for comparator offset using a programmable top-off timer. During the delay, constant voltage charge phase continues and gives the falling charge current the chance to drop closer to the programmed value. The top-off delay timer has the same restrictions of the safety timer. As an example, if under some conditions the

safety timer is suspended, the top-off timer will also be suspended or if the safety timer is slowed down, the termination timer will also be slowed down. The TOPOFF_ACTIVE bit reports the active/not active status of the top-off timer. The CHRG_STAT[1:0] and TOPOFF_ACTIVE bits can be read to find status of the termination.

Any of the following events resets the top-off timer:

- 1. Disable to enable transition of nCE (charge enable).
- 2. A low to high change in the status of termination.
- 3. Set REG_RST bit to 1.

The setting of the top-off timer is applied at the time of termination detection and unless a new charge cycle is started, modifying the top-off timer parameters after termination has no effect. A negative pulse is sent to nINT when top-off timer is started or ended.

Temperature Qualification

The charging current and voltage of the battery must be limited when battery is cold or hot. A thermistor input for battery temperature monitoring is included in the device that can protect the battery based on JEITA guidelines. There is no battery temperature protection when battery is discharging to the system (either boosting or not charging).




Figure 4. Battery Charging Profile

F

DETAILED DESCRIPTION (continued)

Compliance with JEITA Guideline

JEITA guideline (April 20, 2007 release) is implemented in the device for safe charging of the Li-Ion battery. JEITA highlights the considerations and limits that should to be considered for charging at cold or hot battery temperatures. High charge current and voltage must be avoided outside normal operating temperatures (typically 0 °C and 60 °C). This functionality can be disabled if not needed. Four temperature levels are defined by JEITA from T1 (minimum) to T4 (maximum). Outside this range charging should be stopped. The corresponding voltages sensed by NTC are named V_{T1} to V_{T4}. Due to the sensor negative resistance, a higher temperature results in a lower voltage on TS pin. The battery cool range is between T1 and T2, and the warm range is between T3 and T4. Charge must be limited in the cool and warm ranges.

One of the conditions for starting a charge cycle is having the TS voltage within V_{T1} to V_{T4} window limits. If during the charge, battery gets too cold or too hot and TS voltage exceeds the T1 - T4 limits, charging is suspended (zero charge current) and the controller waits for the battery temperature to come back within the T1 to T4 window.

JEITA recommends reducing charge current to 1/2 of fast charging current or lower at cool temperatures (T1 - T2). For warmer temperature (within T3 - T4 range), charge voltage is recommended to be kept below 4.1V.

The SGM41542 exceeds the JEITA requirement by its flexible charge parameter settings. At warm temperature range (T3 -T4), the charge voltage is set to the lower of V_{REG} and 4.1Vwhen JEITA VSET H = 0, the charge voltage is set to V_{REG} when JEITA VSET H = 1, and the charge current can be reduced down to 0%, 20% or 50% of fast charging current by the JEITA ISET H[1:0] bits. At cool temperatures (T1 - T2), the current setting can be reduced down to 50% or 20% of fast charging current selectable by the JEITA_ISET_L bit when JEITA ISET L EN = 1, and the charge voltage is set to V_{REG} when JEITA_VSET_L = 0, the charge voltage is set to the lower of V_{REG} and 4.1V when JEITA_VSET_L = 1. Additional, the cool threshold T2 and warm threshold T3 can be changed through JEITA VT2[1:0] and JEITA VT3[1:0], and the charge current can be disabled by setting JEITA_ISET_L_EN = 0.




Figure 5. Battery Thermistor Connection and Bias Network

A 103AT-2 type thermistor is recommended for use with the SGM41542. Other thermistors may be used and bias network (Figure 5) can be calculated based on the following equations:

$$R_{T2} = \frac{V_{REGN} \times R_{THCOLD} \times R_{THHOT} \times \left(\frac{1}{V_{T1}} - \frac{1}{V_{T4}}\right)}{R_{THHOT} \times \left(\frac{V_{REGN}}{V_{T4}} - 1\right) - R_{THCOLD} \times \left(\frac{V_{REGN}}{V_{T1}} - 1\right)}$$
(1)
$$R_{T1} = \frac{\left(\left(\frac{V_{REGN}}{V_{T1}}\right) - 1\right)}{\left(\frac{1}{R_{T2}}\right) + \left(\frac{1}{R_{THCOLD}}\right)}$$
(2)

Where, V_{T1}, V_{T4} and V_{REGN} are characteristics of the device and R_{THCOLD} and R_{THHOT} are thermistor resistances (R_{TH}) at desired T1 (Cold) and T4 (Hot) temperatures. Select T_{COLD} = 0°C and T_{HOT} = 60°C for Li-Ion or Li-polymer batteries. For a 103AT-2 type thermistor R_{THCOLD} = 27.28k Ω and R_{THHOT} = 3.02k Ω that results in: R_{T1} = 5.23k Ω and R_{T2} = 30.1k Ω .

Boost Mode Temperature Monitoring (Battery Discharge) The device is capable to monitor the battery temperature for safety during the Boost mode. The temperature must remain within the V_{BCOLD} to V_{BHOT} thresholds otherwise the Boost mode will be suspended and VBUS_STAT[2:0] bits are set to 000. Moreover, NTC_FAULT[2:0] register is updated to report Boost mode cold or hot condition. Once the temperature returns within the window, the Boost mode is resumed and NTC_FAULT[2:0] register is cleared to 000 (normal).

DETAILED DESCRIPTION (continued)




Figure 6. TS Pin Thermistor Temperature Window Settings in Boost Mode

Safety Timer

Abnormal battery conditions may result in prolonged charge cycles. An internal safety timer is considered to stop charging in such conditions. If the safety time is expired, CHRG_FAULT[1:0] bits are set to 11 and a negative pulse is sent to nINT pin. By default the charge time limit is 2 hours if the battery voltage does not rise above V_{BATLOW} threshold and 16 hours if it goes above V_{BATLOW} . This feature is optional and can be disabled by clearing EN_TIMER bit. The 16 hours limit can also be reduced to 7 hours by clearing CHG_TIMER bit.

The safety timer counts at half clock rate when charger is running under input voltage regulation, input current regulation, JEITA cool or thermal regulation because in these conditions, the actual charge current is likely to be less than the register setting. As an example, if the safety timer is set to 7 hours and the charger is regulating the input current (IINDPM_STAT bit = 1) in the whole charging cycle, the actual safety time will be 14 hours. Clearing the TMR2X_EN bit will disable the half clock rate feature.

The safety timer is paused if a fault occurs or charger is in supplement mode, charging is suspended. It will resume once the fault condition is removed. If charging cycle is stopped by a restart or by toggling nCE pin or CHG_CONFIG bit, the timer resets and restarts a new timing.

Narrow Voltage DC (NVDC) Design in SGM41542

The SGM41542 features an NVDC design using the BATFET that connects the system and battery. By using the linear region of the BATFET, the charger regulates the system bus voltage (SYS pin) above the minimum setting using Buck converter even if the battery voltage is very low. MOSFET linear mode allows for the large voltage difference between SYS and BAT pins to appear as V_{DS} across the switch while conducting and charging battery. SYS_MIN[2:0] register sets the minimum system voltage regulation, VSYS_STAT bit is set.

The BATFET operates in linear region when the battery voltage is below the minimum system voltage setting. The system voltage is regulated to 180mV (TYP) above the minimum system voltage setting. The battery gradually gets charged and its voltage rises above the minimum system voltage and lets BATFET to change from linear mode to fully turned-on switch such that the voltage difference between the system and battery is the small V_{DS} of fully on BATFET.

The system voltage is always regulated to 50mV (TYP) above the battery voltage if:

1. The charging is terminated.

2. Charging is disabled and the battery voltage is above the minimum system voltage setting.




Figure 7. System Voltage vs. Battery Voltage

DETAILED DESCRIPTION (continued)

SGM41542 Dynamic Power Management (DPM)

The SGM41542 features a dynamic power management (DPM). To implement DPM, the device always monitors the input current and voltage to regulate power demand from the source and avoid input adapter overloading or to meet the maximum current limits specified in the USB specs. Overloading an input source may results in either current trying to exceed the input current limit (I_{INDPM}) or the voltage tending to fall below the input voltage limit (V_{INDPM}). With DPM, the device keeps the VSYS regulated to its minimum setting by reducing the battery charge current adequately such that the input parameter (voltage or current) does not exceed the limit. In other words, charge current is reduces to satisfy $I_{IN} \leq I_{INDPM}$ or $V_{IN} \geq V_{INDPM}$ whichever occurs first. DPM can be either an I_{IN} type (IINDPM) or V_{IN} type (VINDPM) depending on which limit is reached.

Changing to the supplement mode may be required if the charge current is decreased and reached to zero, but the input is still overloaded. In this case, the charger reduces the system voltage below the battery voltage to allow operation in the supplement mode and provide a portion of system power demand from the battery through the BATFET.

The IINDPM_STAT or VINDPM_STAT status bits are set during an IINDPM or VINDPM respectively. Figure 8 summarizes the DPM behavior (IINDPM type) for a design example with a 9V/1.2A adapter, 3.2V battery, 2.8A charge current setting and 3.4V minimum system voltage setting.





Figure 8. DPM Behavior Plot

Supplement Mode

If the system voltage drops below the battery voltage, the BATFET gradually starts to turn on. The threshold margin is 180mV if V_{SYS_MIN} setting is less than V_{BAT} and 45mV if V_{SYS_MIN} setting is larger than V_{BAT} . At low discharge currents, the BATFET gate voltage is regulated (R_{DS} modulation) such that the BATFET V_{DS} stays at 25mV. At higher currents, the BATFET will turn fully on (reaching its lowest R_{DSON}). From this point, increasing the discharge current will linearly increase the BATFET V_{DS} (determined by $R_{DSON} \times I_D$). Use of the MOSFET linear mode at lower currents prevents swinging oscillation of entering and exiting the supplement mode.

BATFET gate regulation V-I characteristics is shown in Figure 9. If the battery voltage falls below its minimum depletion, the BATFET turns off and exits supplement mode.



BATFET Control for System Power Reset and Ship Mode

Ship Mode (BATFET Disable)

Ship mode is usually used when the system is stored or in idle state for a long time or is in shipping. In such conditions, it is better to completely disconnect battery and make system voltage zero to minimize the leakage and extend the battery life. To enter ship mode, the BATFET has to be forced off by setting BATFET_DIS bit. The BATFET turns off immediately if BATFET_DLY bit is 0, or turns off after a t_{SM_DLY} delay (12.3 seconds) if BATFET_DLY is set.

DETAILED DESCRIPTION (continued)

Exit Ship Mode (BATFET Enable)

To exit the ship mode and enable the BATFET one of the following can be applied:

With the chip no powered by VBUS:

1. Connect the adapter to the input with a valid voltage to the VBUS input.

2. Pull nQON pin from logic high to low to enable BATFET for example by shorting nQON to GND. The negative pulse width should be at least a $t_{SHIPMODE}$ (1s TYP) for deglitching.

With the chip already powered by VBUS:

- 3. Clear BATFET_DIS bit using host and I^2C .
- 4. Set REG_RST to 1 to reset all registers.

5. Apply a negative pulse to nQON pin (same as 2).

Full System Reset with BATFET Using nQON

When the input source is not present, the BATFET can act as a load on/off switch between the system and battery. This feature can be used to apply a power-on reset to the system. Host can toggle BATFET_DIS bit to cycle power off/on and reset the system. A push-button connected to nQON pin or a negative pulse can also be used to manually force a system power cycle when BATFET is ON (BATFET_DIS bit = 0). For this function, a negative logic pulse with a minimum width of $t_{QON RST}$ (10s TYP) must be applied to the nQON pin that

results in a temporary BATFET turn off for t_{BATFET_RST} (320ms TYP) that automatically turns on afterward. Setting BATFET_RST_EN to 0 can disable the function.

In summary the nQON pin controls BATFET and system reset in two different ways:

1. Enable BATFET: Applying an nQON logic high to low transition with longer than $t_{SHIPMODE}$ deglitch time (negative pulse) turns on BATFET to exit ship mode (Figure 10 left). When exiting shipping mode, HIZ is enabled (EN_HIZ = 1) as well. HIZ can be disabled (EN_HIZ = 0) by the host after exiting shipping mode. OTG cannot be enabled (OTG_CONFIG = 1) until HIZ is disabled.

2. Reset BATFET: By applying a logic low for a duration of at least t_{QON_RST} to nQON pin while VBUS is not powered and BATFET is allowed to turn on (BATFET_DIS bit = 0), the BATFET turns off for t_{BATFET_RST} and then it is re-enabled resulting in a system power-on reset (Figure 10 right). This function can be disabled by clearing BATFET_RST_EN bit.

A typical push button circuit for nQON is given in Figure 11.




Figure 10. nQON Enable and Reset BATFET Timming

DETAILED DESCRIPTION (continued)




Figure 11. nQON Manual Operation Circuit

Status Outputs Pins (STAT and nINT) Power Good Indication (PG_STAT Bit)

When a good input source is connected to VBUS and input type is detected, the PG_STAT status bit goes high. A good input source is detected if all following conditions on V_{VBUS} are satisfied and input type detection is completed:

- V_{VBUS} is in the operating range: V_{VBUS_UVLOZ} < V_{VBUS} < V_{VBUS_OV}.
- Device is not in sleep mode: $V_{VBUS} > V_{BAT} + V_{SLEEP}$.

• Input source is not poor: $V_{VBUS} > V_{VBUSMIN}$ (3.8V TYP) when I_{BAD_SRC} (30mA TYP) loading is applied. (Poor source detection.)

· Completed input source type detection.

Charge Status (STAT Pin)

Charging state is indicated with the open-drain STAT pin as explained in Table 5. This pin is able to drive an LED (see Figure 1). The functionality of the STAT pin is disabled if the EN_ICHG_MON[1:0] bits are set to 11.

Table 5. STAT Pin Function

Charging State	STAT Indicator
Charging battery (or recharge)	Low (LED ON)
Charging completed	High (LED OFF)
Charging is disabled or in sleep mode	High (LED OFF)
Charge is suspended due to input over-voltage, TS fault, timer faults or system over-voltage or Boost mode is suspended (TS fault).	1Hz Blinking
EN_ICHG_MON[1:0] = 01, controlled by register only, no matter with charging state.	STAT_SET[1:0]

nINT Interrupt Output Pin

When a new update occurs in the charger states, a 256µs negative pulse is sent through the nINT pin to interrupt the host. The host may not continuously monitor the charger device and by receiving the interrupt it can react and check the charger situation on time.

The following events can generate an interrupt pulse:

- 1. Faults reflected in REG09 register (watchdog, Boost overload, charge faults and battery over-voltage).
- 2. Charging completed.
- D+/D- detection identified a connected source (USB or adapter).
- 4. Input source voltage entered the "input good" range:
 - a) V_{VBUS} exceeded V_{BAT} (not in sleep mode).
 - b) V_{VBUS} came below $V_{VBUS_{OV}}$.
 - c) V_{VBUS} remained above $V_{VBUSMIN}$ (3.8V TYP) when I_{BAD_SRC} (30mA TYP) load current is applied.
- 5. Input removed or out of the "input good" range.
- 6. A DPM event (VINDPM or IINDPM) occurred (a maskable interrupt).

Once a fault/flag happens, the INT pulse is asserted once and the fault/flag bits are updated in REG09 and REG0E. Fault/flag status is not reset in the register until the host reads it. A new fault/flag will not assert a new INT pulse until the host reads REG09 and REG0E and all the previous faults/flags are cleared. Therefore in order to read the current time faults the host must read REG09 two times consecutively. The first read returns the history of the fault register status (from the time of the last read or reset) and the second one checks the current active faults. As an exception, the NTC_FAULT bit reports the actual real-time status of TS pin.

REG09 and REG0E do not support multi-read and multi-write as will be explained later.

Current Pulse Control Protocol

The device provides the control to generate the VBUS current pulse protocol to communicate with adjustable high voltage adapter in order to signal adapter to increase/decrease output voltage. To enable the interface, the EN PUMPX bit must be set. Then the host can select the increase/decrease voltage pulse by setting one of the PUMPX_UP or PUMPX_DN bit (but not both) to start the VBUS current pulse sequence. During the current pulse sequence, the PUMPX UP and PUMPX DN bits are set to indicate pulse sequence is in progress and the device pulses the input current limit between current limit set forth by IINDPM[4:0] register and the 100mA current limit. When the pulse sequence is completed, the input current limit is returned to value set by IINDPM[4:0] register and the PUMPX UP or PUMPX DN bit is cleared. In addition, the EN PUMPX can be cleared during the current pulse sequence to terminate the sequence and force charger to return to input current limit as set forth by the IINDPM[4:0] register immediately. When EN PUMPX bit is low, write to PUMPX UP and PUMPX DN bits would be ignored and have no effect on VBUS current limit.

DETAILED DESCRIPTION (continued)

SGM41542 Protection Features

Monitoring of Voltage and Current During the converter operation the input and system voltages (VBUS and VSYS) and switch currents are constantly monitored to assure safe operation of the device in both Buck and Boost modes, as will be explained below.

Buck Mode Voltage and Current Monitoring

1. Input Over-Voltage (ACOV)

Converter switching will stop as soon as VBUS voltage exceeds $V_{VBUS_{OV}}$ over-voltage limit that is programmable by OVP[1:0] in REG06. It is selectable between 5.5V, 6.5V, 10.5V and 14V (default) for USB or 5V, 9V or 12V adaptors respectively.

Each time VBUS exceeds the OVP limit, an INT pulse is asserted. As long as the over-voltage persists, the CHRG_FAULT[1:0] bits are set to 01 in REG09. Fault will be cleared to 00 if the voltage comes back below limit (and a hysteresis threshold) and host reads the fault register. Charger resumes its normal operation when the voltage comes back below OVP limit.

2. System Over-Voltage (SYSOVP)

During a system load transient, the device clamps the system voltage to protect the system components from over-voltage. The SYSOVP over-voltage limit threshold is $350\text{mV} + \text{V}_{\text{BAT}}$, or $350\text{mV} + \text{V}_{\text{SYS}_\text{MIN}}$ when in SYSMIN condition (programmed minimum system regulation voltage + 350mV). Once a SYSOVP occurs, switching stops to clamp any overshoot and a 17mA sink current is applied to SYS to pull the voltage down.

Boost Mode Voltage and Current Monitoring

In Boost mode the RBFET (reverse blocking) and LSFET (low-side switch) FET currents and VBUS voltage are monitored for protection.

1. Soft-Start on VBUS

Boost mode begins with a soft-start to prevent large inrush currents when it is enabled.

2. Output Short Protection for VBUS

Short circuit protection is provided for VBUS output in Boost mode. To accept different types of load connected to VBUS and OTG adaptation, an accurate constant current regulation control is implemented for Boost mode. In case of a short circuit on VBUS pin, the Q1 turns off and retries 7 times (Hiccup). If short is not removed after retries, the OTG will be disabled by clearing OTG_CONFIG bit. Also, an INT pulse is sent and the BOOST_FAULT bit is set to 1 in REG09. When the host activates the Boost mode again, the BOOST_FAULT bit will be cleared.

3. Output Over-Voltage Protection for VBUS

In Boost mode, converter stops switching and exits Boost mode (by clearing OTG_CONFIG bit) if VBUS voltage rises above regulation and exceeds the V_{OTG_OVP} over-voltage limit (6V TYP). An INT pulse is sent and the BOOST_FAULT bit is set 1.

SGM41542 Thermal Regulation and Shutdown Buck Mode Thermal Protections

Internal junction temperature (T_J) is always monitored to avoid overheating. A limit of 120 °C is considered for maximum IC surface temperature in Buck mode and if T_J intends to exceed this level, the device reduces the charge current to keep maximum temperature limited to 120 °C (thermal regulation mode) and sets the THERM_STAT bit to 1. As expected, the actual charging current is usually lower than programmed value during thermal regulation. Therefore, the safety timer runs at half clock rate and charge termination is disabled during thermal regulation.

If the temperature exceeds T_{SHUT} (150°C), thermal shutdown protection arise in which the converter is turned off, CHRG_FAULT[1:0] bits are set to 10 in the fault register and an INT pulse is sent. And VBUS_STAT[2:0] bits are set to 000, PG_STAT and VBUS_GD are both set to 0.

When the device recovers and T_J falls below the hysteresis band of T_{SHUT_HYS} (30°C under T_{SHUT}), the converter resumes automatically.

Boost Mode Thermal Protections

Similar to Buck mode, $T_{\rm J}$ is monitored in Boost mode for thermal shutdown protection. If junction temperature exceeds $T_{\rm SHUT}$ (150°C), BATFET will turn off and the Boost mode will be disabled (OTG_CONFIG bit clears). BATFET will resume If $T_{\rm J}$ falls below the hysteresis band of $T_{\rm SHUT_HYS}$ (30°C under $T_{\rm SHUT}$). Boost can recover again by re-enabling OTG_CONFIG bit by host.

busv.

DETAILED DESCRIPTION (continued)

Battery Protections

Battery Over-Voltage Protection (BATOVP)

The over-voltage limit for the battery is 3.8% above the battery regulation voltage setting. In case of a BATOVP, charging or external direct charging stops right away, the BAT FAULT bit is set to 1 and an INT pulse is sent.

Battery Over-Discharge Protection

If battery discharges too much and V_{BAT} falls below the depletion level (V_{BAT_DPL_FALL}), the device turns off BATFET to protect battery. This protection is latched and is not recovered until an input source is connected to the VBUS pin. In such condition, the battery will start charging with the small I_{SHORT} current (90mA TYP) first as long as V_{BAT} < V_{SHORTZ}. When battery voltage is increased and V_{SHORTZ} < V_{BAT} < V_{BATLOW}, the charge current will increase to the pre-charge current level programmed in the IPRECHG[3:0] register.

Battery Over-Current Protection for System

The BATFET will latch off, if its current limit is exceeded due to a short or large overload on the system ($I_{BAT} > I_{BATFET_OCP}$). To reset this latch off and enable BATFET, the "Exit Ship Mode" procedure must be followed.

I²C Serial Interface and Data Communication

Standard I^2C interface is used to program SGM41542 parameters and get status reports. I^2C is well known 2 wire serial communication interface that can connect one (or more) master device(s) to some slave devices for two-way communication. The bus lines are named serial data (SDA) and serial clock (SCL). The device that initiates a data transfer is a master and generates the SCL clock as long as it is master. Slave devices have unique addresses to identify. A master is typically a micro controller or a digital signal processor.

The SGM41542 operates as a slave device with address 0x3B (3BH). It has twelve 8-bit registers, numbered from REG00 to REG0F. A register read beyond REG0F (0x0F) returns 0xFF.


The SGM41542 supports I^2C standard mode (up to 100kbit/s) and fast mode (up to 400kbit/s) communication speeds. Bus lines are pulled high by weak current source or pull-up resistors and in logic high state with no clocking when the bus is free. The SDA and SCL pins are open-drain.

I²C Data Communication

START and STOP Conditions A transaction is started by taking control of the bus by master if the bus is free. The transaction is terminated by releasing the bus when the data transfer job is done as shown in Figure 12. All transactions begin by the master who applies a START condition on the bus lines to take over the bus and exchange data. At the end, the master terminates the transaction by applying one (or more) STOP condition. START condition is when SCL is high and a high to low transition on the SDA is generated by master. Similarly, a STOP is defined when SCL is high and SDA goes from low to high. START and STOP are always generated by a master. After a START and before a STOP the bus is considered

Data Bit Transmission and Validity

The data bit (high or low) must remain stable on the SDA line during the HIGH period of the clock. The state of the SDA can only change when the clock (SCL) is LOW. For each data bit transmission, one clock pulse is generated by master. Bit transfer in l^2C is shown in Figure 13.






Figure 13. Bit Transfer

Physical Layer

High Input Voltage, 3.78A Single-Cell Battery Charger with NVDC Power Path Management

DETAILED DESCRIPTION (continued)

Byte Format

Data is transmitted in 8-bit packets (one byte at a time). The number of bytes in one transaction is not limited. In each packet the 8 bits are sent successively with the Most Significant Bit (MSB) first. An acknowledge (or not-acknowledge) bit must come after the 8 data bits. This bit informs the transmitter whether the receiver is ready to proceed for the next byte or not. Figure 14 shows the byte transfer process with l^2C interface.

Acknowledge (ACK) and Not Acknowledge (NCK)

After transmission of each byte by transmitter an acknowledge bit is replied by the receiver as ninth bit. With the acknowledge bit the receiver informs the transmitter that the byte was received, and another byte is expected or can be sent (ACK) or it is not expected (NCK = not ACK). Clock (SCL) is always generated by the master, including for the acknowledge clock pulse, no matter who is acting as transmitter or receiver. SDA line is released for receiver control during the acknowledge clock pulse and the receiver can pull the SDA line low as ACK (reply a 0 bit) or let it be

high as NCK during the SCL high pulse. After that the master can either STOP (P) to end the transaction or send a new START (S) condition to start a new transfer (called repeated start). For example, when master wants to read a register in slave, one start is needed to send the slave address and register address and then without a stop condition another start is sent by master to initiate the receiving transaction from slave. Master then sends the STOP condition and releases the bus.

Data Direction Bit and Addressing Slaves

The first byte sent by master after the START is always the target slave address (7 bits) and an eighth data-direction bit (R/W). R/W bit is 0 for a WRITE transaction and 1 for READ (when master is asking for data). Data direction is the same for all next bytes of the transaction. To reverse it, a new START or repeated START condition must be sent by master (STOP will end the transaction). Usually the second byte is a WRITE sending the register address that is supposed to be accesses in the next byte(s). The data transfer transaction is shown in Figure 15.





Figure 15. Data Transfer Transaction

DETAILED DESCRIPTION (continued)

WRITE: If the master wants to write in the register, the third byte can be written directly as shown in Figure 16 for a single write data transfer. After receiving the ACK, master may issue a STOP condition to end the transaction or send the next register data, which will be written to the next address in a slave as multi-write. A STOP is needed after sending the last data.






Figure 16. A Single Write Transaction

DETAILED DESCRIPTION (continued)

READ: If the master wants to read a single register (Figure 17), it sends a new START condition along with device address with R/W bit = 1. After ACK is received, master reads the SDA line to receive the content of the register. Master replies with NCK to inform slave that no more data is needed (single read) or it can send an ACK to request for sending the next register content (multi-read). This can continue until a NCK is sent by master. A STOP must be sent by master in any case to end the transaction.





Figure 17. A Single Read Transaction

DETAILED DESCRIPTION (continued)

Data Transactions with Multi-Read or Multi-Write

Multi-read and multi-write are supported by SGM41542 for REG00 through REG0F registers, as explained in Figure 18 and Figure 19. In the multi-write, every new data byte sent by master is written to the next register of the device. A STOP is sent whenever master is done with writing into device registers.

In a multi-read transaction, after receiving the first register data (its address is already written to the slave), the master replies with an ACK to ask the slave for sending the next register data. This can continue as much as it is needed by master. Master sends back an NCK after the last received byte and issues a STOP condition.






Figure 18. A Multi-Write Transaction

DETAILED DESCRIPTION (continued)




Figure 19. A Multi-Read Transaction

REGISTER MAPS

All registers are 8-bit and individual bits are named from D[0] (LSB) to D[7] (MSB).

I²C Slave Address of SGM41542: 0x3B

R/W:	Re	ad/V	Vrit	е	bit	(s))
-	_					`	

R: Read only bit(s) PORV: Power-On Reset Value

n: Parameter code formed by the bits as an unsigned binary number.

REG00

Register address: 0x00; R/W PORV = 00010111

Table 6. REG00 Register Details

BITS	BIT NAME	DESCRIPTION	COMMENT	PORV	TYPE	RESET BY
D[7]	EN_HIZ	Enable HIZ Mode 0 = Disable (default) 1 = Enable	In HIZ mode, the VBUS pin is effectively disconnected from internal circuit. Some leakage current may exist.	0	R/W	REG_RST or Watchdog
D[6:5]	EN_ICHG_MON[1:0]	Enable STAT Pin Function 00 = Enable following charging state (default) 01 = Enable following STAT_SET[1:0] bits 10 = Disable (float pin) 11 = Disable (float pin)	These bits turn on or off the function of the STAT open-drain output pin (charge status or customer customized indicator).	00	R/W	REG_RST
		IINDPM[4] 1 = 1600mA	Input Current Limit Value (n: 5 bits): = 100 + 100n (mA)	10111	R/W	REG_RST
		IINDPM[3] 1 = 800mA	Offset: 100mA Range: 100mA (00000) - 3.1A (11110), 3.8A (11111) Default: 2400mA (10111), not typical			
D[4:0]	IINDPM[4:0]	IINDPM[2] 1 = 400mA				
		IINDPM[1] 1 = 200mA	IINDPM changes after an input source detection.			
		IINDPM[0] 1 = 100mA	Host can overwrite IINDPM after input source detection is completed.			

REG01

Register address: 0x01; R/W PORV = 00011010

Table 7. REG01 Register Details

BITS	BIT NAME	DESCRIPTION	COMMENT	PORV	TYPE	RESET BY
D[7]	PFM_DIS	Enable PFM Mode 0 = Enable (default) 1 = Disable	Enable Pulse Frequency Modulation. PFM is normally used to save power at light load by reducing converter switching frequency.	0	R/W	REG_RST
D[6]	WD_RST	l ² C Watchdog Timer Reset 0 = Normal (default) 1 = Reset	Watchdog Timer Reset Control Bit. Write 1 to this bit to avoid watchdog expiry. WD_RST resets to 0 after watchdog timer reset (expiry).	0	R/W	REG_RST or Watchdog
D[5]	OTG_CONFIG	Enable OTG 0 = OTG disable (default) 1 = OTG enable	This bit has priority over charge enable in the CHG_CONFIG.	0	R/W	REG_RST or Watchdog
D[4]	CHG_CONFIG	Enable Battery Charging 0 = Charge disable 1 = Charge enable (default)	Charge is enabled when CHG_CONFIG bit is 1 and nCE pin is pulled low.	1	R/W	REG_RST or Watchdog
D[3:1]	SYS_MIN[2:0]	Minimum System Voltage 000 = 2.6V 001 = 2.8V 010 = 3V 011 = 3.2V 100 = 3.4V 101 = 3.5V (default) 110 = 3.6V 111 = 3.7V	Minimum System Voltage Value. Offset: 2.6V Range: 2.6V (000) - 3.7V (111) Default: 3.5V (101)	101	R/W	REG_RST
D[0]	MIN_BAT_SEL	$\begin{array}{l} \mbox{Minimum Battery Voltage for} \\ \mbox{OTG Mode} \\ \mbox{0 = 3.0V } V_{BAT} \mbox{ falling (default)} \\ \mbox{1 = 2.5V } V_{BAT} \mbox{ falling} \end{array}$	Default: V _{BAT} falling, V _{BATLOW_OTG} = 3.0V. V _{BAT} rising, V _{BATLOW_OTG} = 3.2V.	0	R/W	REG_RST

REG02

Register address: 0x02; R/W PORV = 10100010

Table 8. REG02 Register Details

BITS	BIT NAME	DESCRIPTION	COMMENT	PORV	TYPE	RESET BY
D[7]	BOOST_LIM	Boost Mode Current Limit 0 = 1.2A 1 = 2A (default)	The current limit options listed values are the minimum specs. Actual value is typically higher.	1	R/W	REG_RST or Watchdog
D[6]	Q1_FULLON	VBUS FET Switch (Q1) 0 = Use higher R _{DSON} if I _{INDPM} < 700mA (for better accuracy) 1 = Use lower R _{DSON} always (fully ON for better efficiency)	Used to control the on-resistance of Q1 (VBUS switch) for better input current measurement accuracy. In Boost mode, full FET is always used, and this bit has no effect.	0	R/W	REG_RST
		ICHG[5] 1 = 1920mA		1	R/W	
		ICHG[4] 1 = 960mA	Fast Charge Current Value (n: 6 bits): = 60n (mA) (n ≤ 50)	0	R/W	
DIGO		ICHG[5:0] ICHG[2] 1 = 240mA ICHG[2] 1 = 240mA ICHG[2] 1 = 240mA ICHG[2] 1 = 240mA ICHG[2] I = 240mA ICHG[2]		0	R/W	REG RST
D[5:0]				0	R/W	or Watchdog
	1 = ICH	ICHG[1] 1 = 120mA	Notes: Setting I _{CHG} = 0mA disables charge.	1	R/W	
		ICHG[0] 1 = 60mA		0	R/W	

REG03 (Pre-Charge and Termination Current Settings)

Register address: 0x03; R/W PORV = 00100010

Table 9. REG03 Register Details

BITS	BIT NAME	DESCRIPTION	COMMENT	PORV	TYPE	RESET BY
		IPRECHG[3] 1 = 480mA	Pre-Charge Current Limit (n: 4 bits): = $60 + 60n (mA) (n \le 12)$	0	R/W	
D[7·4]		IPRECHG[2] 1 = 240mA	Offset: 60mA Range: 60mA (0000) - 780mA (1100)	0	R/W	REG_RST
D[7:4]	IPRECHG[3:0]	IPRECHG[1] 1 = 120mA	Default: 180mA (0010) Note:	1	R/W	or Watchdog
		IPRECHG[0] 1 = 60mA	Values above 12D = 1100 (780mA) are clamped to 12D = 1100 (780mA).	0	R/W	
		ITERM[3] 1 = 480mA	Termination Current Limit (n: 4 bits): = 60 + 60n (mA) Offset: 60mA Range: 60mA (0000) - 960mA (1111) Default: 180mA (0010)	0	R/W	
D[3:0]	ITERM[3:0]	ITERM[2] 1 = 240mA		0	R/W	REG_RST
D[3.0]	TERM[3:0]	ITERM[1] 1 = 120mA		1	R/W	or Watchdog
		ITERM[0] 1 = 60mA		0	R/W	

REG04

Register address: 0x04; R/W PORV = 01011000

Table 10. REG04 Register Details

BITS	BIT NAME	DESCRIPTION	COMMENT	PORV	TYPE	RESET BY
		VREG[4] 1 = 512mV	Charge Voltage Limit (n: 5 bits): = 3856 + 32n (mV) if n ≤ 24, n≠15;		R/W	
		VREG[3] 1 = 256mV	= 4.352V if n = 15 Offset: 3.856V	1	R/W	
D[7:3]	VREG[4:0]	VREG[2] 1 = 128mV	Range: 3.856V (00000) - 4.624V (11000) Default: 4.208V (01011) Special Value: 4.352V (01111)	0	R/W	REG_RST or Watchdog
		VREG[1] 1 = 64mV	Note: Values above 24D = 11000 (4.624V) are clamped to 24D = 11000 (4.624V).	1	R/W	
		VREG[0] 1 = 32mV		1	R/W	
D[2:1]		Top-Off Timer 00 = Disabled (default) 01 = 15 minutes	The charge extension time added after the termination condition is detected.	0	R/W	REG_RST
עביט	TOPOFF_TIMER[1:0]	10 = 35 minutes 11 = 45 minutes	If disabled, charging terminates as soon as termination conditions are met.	0	R/W	or Watchdog
D[0]	VRECHG	Battery Recharge Threshold 0 = 100mV below VREG[4:0] (default) 1 = 200mV below VREG[4:0]	A recharge cycle will start if a fully charged battery voltage drops below VREG - VRECHG settings.	0	R/W	REG_RST or Watchdog

REG05

Register address: 0x05; R/W PORV = 10011111

Table 11. REG05 Register Details

BITS	BIT NAME	DESCRIPTION	COMMENT	PORV	TYPE	RESET BY
D[7]	EN_TERM	Charging Termination Enable 0 = Disable 1 = Enable (default)		1	R/W	REG_RST or Watchdog
D[6]	ARDCEN_ITS	DCEN Reset Enable or ITERM Timer Setting 0 = Allow resetting DCEN or set 200ms (default) 1 = Don't allow resetting DCEN or set 16ms	When DCEN = 1 and IBUS over-current occurs, set this bit 0 or 1 to allow resetting DCEN or not. When DCEN = 0, set this bit 0 or 1 to set ITERM detection timer to 200ms or 16ms.	0	R/W	REG_RST or Watchdog
D[5:4]	WATCHDOG[1:0]	Watchdog Timer Setting 00 = Disable watchdog timer 01 = 40s (default) 10 = 80s 11 = 160s	Expiry time of the watchdog timer if it is not reset.	01	R/W	REG_RST or Watchdog
D[3]	EN_TIMER	Charge Safety Timer Enable 0 = Disable 1 = Enable (default)	When enabled the pre-charge and fast charge periods are included in the timing.	1	R/W	REG_RST or Watchdog
D[2]	CHG_TIMER	Charge Safety Timer Setting 0 = 7hrs 1 = 16hrs (default)		1	R/W	REG_RST or Watchdog
D[1]	TREG	Thermal Regulation Threshold 0 = 80°C 1 = 120°C (default)	For Buck mode.	1	R/W	REG_RST or Watchdog
D[0]	JEITA_ISET_L (0°C - 10°C)	JEITA Charging Current 0 = 50% of I_{CHG} 1 = 20% of I_{CHG} (default)	When JEITA_ISET_L_EN = 1.	1	R/W	REG_RST or Watchdog

REG06

Register address: 0x06; R/W PORV = 11100110

Table 12. REG06 Register Details

BITS	BIT NAME	DESCRIPTION	COMMENT	PORV	TYPE	RESET BY
		VBUS Pin OVP Threshold 00 = 5.5V		1	R/W	
D[7:6]	OVP[1:0]	01 = 6.5V (5V input) 10 = 10.5V (9V input) 11 = 14V (12V input) (default)	OVP threshold for input supply.	1	R/W	REG_RST
		Boost Mode Voltage Regulation 00 = 4.85V		1	R/W	
D[5:4]	BOOSTV[1:0]	01 = 5.00V 10 = 5.15V (default) 11 = 5.30V		0	R/W	REG_RST
		VINDPM[3] 1 = 800mV	VINDPM Threshold (n: 4 bits): = Offset + 0.1n (V)	0	R/W	
		VINDPM[2] 1 = 400mV	Offset: 3.9V (VINDPM_OS = 00, default) Range: 3.9V (0000) - 5.4V (1111) Default: 4.5V (0110)	1	R/W	
D[3:0]	VINDPM[3:0]	VINDPM[1] 1 =200mV	Offset: 5.9V (VINDPM_OS = 01) Range: 5.9V (0000) - 7.4V (1111) Offset: 7.5V (VINDPM_OS = 10) Range: 7.5V (0000) - 9V (1111) Offset: 10.5V (VINDPM_OS = 11) Range: 10.5V (0000) - 12V (1111)	1	R/W	REG_RST
		VINDPM[0] 1 =100mV		0	R/W	

REG07

Register address: 0x07; R/W PORV = 01001100

Table 13. REG07 Register Details

BITS	BIT NAME	DESCRIPTION	COMMENT	PORV	TYPE	RESET BY
D[7]	IINDET_EN	Input Current Limit Detection 0 = Not in input current limit detection (default) 1 = Force input current limit detection when VBUS is present	Reloads with 0 when input detection is completed.	0	R/W	REG_RST or Watchdog
D[6]	TMR2X_EN	Enable Half Clock Rate Safety Timer 0 = Disable 1 = Safety timer slow down during DPM, JEITA cool, or thermal regulation (default)	Slow down by a factor of 2.	1	R/W	REG_RST or Watchdog
D[5]	BATFET_DIS	Disable BATFET 0 = Allow BATFET (Q4) to turn on (default) 1 = Turn off BATFET (Q4) after a t _{SM_DLY} delay time (REG07 D[3])	t_{SM_DLY} is typically 12.3 seconds.	0	R/W	REG_RST
D[4]	JEITA_VSET_H (45℃ - 60℃)	JEITA Charging Voltage 0 = Set charge voltage to the lower of 4.1V and V_{REG} (default) 1 = Set charge voltage to V_{REG}		0	R/W	REG_RST or Watchdog
D[3]	BATFET_DLY	BATFET Turn Off Delay Control 0 = Turn off BATFET immediately 1 = Turn off BATFET after t _{SM_DLY} (default)	BATFET_DIS bit is set.	1	R/W	REG_RST
D[2]	BATFET_RST_EN	Enable BATFET Reset 0 = Disable BATFET reset 1 = Enable BATFET reset (default)		1	R/W	REG_RST or Watchdog
	VDPM_BAT_	Dynamic VINDPM Tracking 00 = Disable (V _{INDPM} set by register) 01 = V = + 200mV			R/W	
[[].0]	$D[1:0]$ TRACK[1:0] $01 = V_{BAT} + 200 \text{mV}$ V_{INDPM} is the large		V _{INDPM} is the larger of VINDPM[3:0] and this register value.	0	R/W	REG_RST

REG08 (Status Bits, Read Only)

Register address: 0x08; R PORV = xxxxxxxx

Table 14. REG08 Register Details

BITS	BIT NAME	DESCRIPTION	PORV	TYPE	RESET BY
		VBUS Status Register 000 = No input 001 = USB host SDP 010 = USB CDP (1.5A)	x	R	
D[7:5] VBUS_STAT[2:0]	011 = USB DCP (2.4Á) 101 = Unknown adapter (500mA) 110 = Non-standard adapter (1A/2A/2.1A/2.4A)	x	RNA	NA	
	111 = Other Currer	111 = OTG Other values are reserved. Current limit value is reported in IINDPM[4:0] register.	x	R	
D[4:3] CHRG STAT[1:0]	Charging Status 00 = Charge disable 01 = Pre-charge (V _{BAT} < V _{BATLOW})	x	R	NA	
5[4.0]		10 = Fast charging (constant current or voltage) 11 = Charging terminated	x	R	
D[2]	PG_STAT	Input Power Status (VBUS in good voltage range and not poor) 0 = Input power source is not good 1 = Input power source is good	x	R	NA
D[1]	THERM_STAT	Thermal Regulation Status 0 = Not in thermal regulation 1 = In thermal regulation	x	R	NA
D[0]	VSYS_STAT	System Voltage Regulation Status 0 = Not in VSYSMIN regulation (V _{BAT} > V _{SYS_MIN}) 1 = In VSYSMIN regulation (V _{BAT} < V _{SYS_MIN})	x	R	NA

REG09 (Fault Bits, Read Only)

Register address: 0x09; R PORV = xxxxxxxx

Table 15. REG09 Register Details

BITS	BIT NAME	DESCRIPTION	PORV	TYPE	RESET BY
D[7]	WATCHDOG_FAULT	Watchdog Fault Status 0 = Normal (no fault) 1 = Watchdog timer expired	x	R	NA
D[6]	BOOST_FAULT	Boost Mode Fault Status 0 = Normal 1 = VBUS overloaded in OTG, or VBUS OVP, or battery voltage too low (any condition that prevents Boost starting)	x	R	NA
D[5:4]		Charging Fault Status 00 = Normal 01 = Input fault (VBUS OVP or V _{BAT} < V _{VBUS} < 3.8V)	x R NA		
D[J.4]	D[5:4] CHRG_FAULT[1:0]	10 = Thermal shutdown 11 = Charge safety timer expired	x	R	
D[3]	BAT_FAULT	Battery Fault Status 0 = Normal 1 = Battery over-voltage (BATOVP)	x	R	NA
		JEITA Condition Based on Battery NTC Temperature Measurement 000 = Normal	x	R	
D[2:0]	D[2:0] NTC_FAULT[2:0]	010 = Warm 011 = Cool (Buck mode only) 101 = Cold	x	R	NA
		110 = Hot NTC fault bits are updated in real time and do not need a read to reset.	x	R	

REG0A

Register address: 0x0A; R and R/W PORV = xxxxxx00

Table 16. REG0A Register Details

BITS	BIT NAME	DESCRIPTION	PORV	TYPE	RESET BY
D[7]	VBUS_GD	Good Input Source Detected 0 = A good VBUS is not attached 1 = A good VBUS attached	x	R	NA
D[6]	VINDPM_STAT	Input Voltage Regulation (Dynamic Power Management) 0 = Not in VINDPM 1 = In VINDPM	x	R	NA
D[5]	IINDPM_STAT	Input Current Regulation (Dynamic Power Management) 0 = Not in IINDPM 1 = In IINDPM	x	R	NA
D[4]	CV_STAT	CV Mode Status Indicator when DCEN = 1 0 = VBAT lower than VREG 1 = VBAT approach to VREG	x	R	NA
D[3]	TOPOFF_ACTIVE	Active Top-Off Timer Counting Status 0 = Top-off timer not counting 1 = Top-off timer counting	x	R	NA
D[2]	ACOV_STAT	Input Over-Voltage Status (AC adaptor is the input source) 0 = No over-voltage (no ACOV) 1 = Over-voltage detected (ACOV)	x	R	NA
D[1]	VINDPM_INT_MASK	VINDPM Event Detection Interrupt Mask 0 = Allow VINDPM INT pulse 1 = Mask VINDPM INT pulse	0	R/W	REG_RST
D[0]	IINDPM_INT_MASK	IINDPM Event Detection Mask 0 = Allow IINDPM to send INT pulse 1 = Mask IINDPM INT pulse	0	R/W	REG_RST

REG0B

Register address: 0x0B; R and R/W PORV = 011011xx

Table 17. REG0B Register Description

BITS	BIT NAME	DESCRIPTION	PORV	TYPE	RESET BY
D[7]	REG_RST	Register Reset 0 = No effect (keep current register settings) 1 = Reset R/W bits of all registers to the default and reset safety timer (It also resets itself to 0 after register reset is completed.)	0	R/W	REG_RST
			1	R	
DIG:21		Part ID	1	R	NA
D[6:3]	PN[3:0]	1101 = SGM41542	0	R	
			1	R	
D[2]	SGMPART		1	R	NA
D[1:0]	D[1:0] DEV_REV[1:0]	Revision	х	R	
[1.0]			х	R	NA

REG0C

Register address: 0x0C; R/W PORV = 01110101

Table 18. REG0C Register Details

BITS	BIT NAME	DESCRIPTION	COMMENT	PORV	TYPE	RESET BY
D[7]	JEITA_VSET_L (0°C - 10°C)	JEITA Charging Voltage 0 = Set charge voltage to V_{REG} (default) 1 = Set charge voltage to the lower of 4.1V and V_{REG}		0	R/W	REG_RST or Watchdog
D[6]	JEITA_ISET_L_EN (0°C - 10°C)	Charge Enable during Cool Temperature 0 = Disable 1 = Enable (default)		1	R/W	REG_RST or Watchdog
D[5:4]	JEITA_ISET_H[1:0] (45°C - 60°C)	Charge Current Setting during Warm Temperature $00 = 0\%$ of I_{CHG} $01 = 20\%$ of I_{CHG} $10 = 50\%$ of I_{CHG} $11 = 100\%$ of I_{CHG} (default)	In warm condition, the safety timer does not become 2X.	11	R/W	REG_RST or Watchdog
D[3:2]	JEITA_VT2 [1:0]	$\begin{array}{l} \mbox{JEITA Cool Threshold Setting} \\ 00 = V_{T2} = 70.75\% \ (5.5^{\circ}\mbox{C}) \\ 01 = V_{T2} = 68\% \ (10^{\circ}\mbox{C}) \ (default) \\ 10 = V_{T2} = 65.25\% \ (15^{\circ}\mbox{C}) \\ 11 = V_{T2} = 62.25\% \ (20^{\circ}\mbox{C}) \end{array}$		01	R/W	REG_RST or Watchdog
D[1:0]	JEITA_VT3 [1:0]	$ \begin{array}{l} \mbox{JEITA Warm Threshold Setting} \\ 00 = V_{T3} = 48.25\% \ (40^{\circ}\mbox{C}) \\ 01 = V_{T3} = 44.5\% \ (44.5^{\circ}\mbox{C}) \ (default) \\ 10 = V_{T3} = 40.75\% \ (50.5^{\circ}\mbox{C}) \\ 11 = V_{T3} = 37.75\% \ (54.5^{\circ}\mbox{C}) \\ \end{array} $		01	R/W	REG_RST or Watchdog

REG0D

Register address: 0x0D; R/W PORV = 00000001

Table 19. REG0D Register Details

BITS	BIT NAME	DESCRIPTION	COMMENT	PORV	TYPE	RESET BY
D[7]	EN_PUMPX	Current Pulse Control Enable 0 = Disable (default) 1 = Enable (PUMPX_UP and PUMPX_DN)		0	R/W	REG_RST or Watchdog
D[6]	PUMPX_UP	Current Pulse Control Voltage up Enable 0 = Disable (default) 1 = Enable	This bit can only be set when EN_PUMPX bit is set and returns to 0 after current pulse control sequence is completed.	0	R/W	REG_RST or Watchdog
D[5]	PUMPX_DN	Current Pulse Control Voltage down Enable 0 = Disable (default) 1 = Enable	This bit can only be set when EN_PUMPX bit is set and returns to 0 after current pulse control sequence is completed.	0	R/W	REG_RST or Watchdog
D[4:3]	DP_VSET[1:0]	D+ Output Voltage Setting 00 = HIZ (default) 01 = 0V 10 = 0.6V 11 = 3.3V	Register bits are reset to default value when input source is plugged-in and can be changed after D+/D- detection is completed.	00	R/W	REG_RST or Watchdog
D[2:1]	DM_VSET[1:0]	D- Output Voltage Setting 00 = HIZ (default) 01 = 0V 10 = 0.6V 11 = 3.3V	Register bits are reset to default value when input source is plugged-in and can be changed after D+/D- detection is completed.	00	R/W	REG_RST or Watchdog
D[0]	JEITA_EN	JEITA Enable 0 = Disable 1 = Enable (default)		1	R/W	REG_RST or Watchdog

REG0E

Register address: 0x0E; R or R/W PORV = xxxxxxx

Table 20. REG0E Register Details

BITS	BIT NAME	DESCRIPTION	COMMENT	PORV	TYPE	RESET BY
D[7]	INPUT_DET_DONE	VBUS Input Detection Done Flag 0 = Normal 1 = Detection done	DPDM detection done flag after VBUS plug in or set IINDET_EN = 1.	х	R	NA
D[6:0]	Reserved	Reserved	Reserved.	Х	R	NA

REG0F

Register address: 0x0F; R or R/W PORV = 0000000

Table 21. REG0F Register Details

BITS	BIT NAME	DESCRIPTION	COMMENT	PORV	TYPE	RESET BY
D[7:6]	VREG_FT	VREG Fine Tuning 00 = Disable (default) 01 = V_{REG} + 8mV 10 = V_{REG} - 8mV 11 = V_{REG} - 16mV		00	R/W	REG_RST or Watchdog
D[5]	Reserved	Reserved	Reserved.	0	R/W	REG_RST or Watchdog
D[4]	DCEN	DCEN Pin Output Control 0 = Low (default) 1 = High	When BATOVP time reaches t_{BATOVP_DCEN} , the bit resets to default.	0	R/W	REG_RST or Watchdog
D[3:2]	STAT_SET[1:0]	STAT Pin Output Setting 00 = LED off (HIZ) (default) 01 = LED on (low) 10 = LED blinking 1s on 1s off 11 = LED blinking 1s on 3s off	This bits only takes effect when EN_ICHG_MON[1:0] = 01.	00	R/W	REG_RST or Watchdog
D[1:0]	VINDPM_OS[1:0]	VINDPM Offset 00 = 3.9V (default) 01 = 5.9V 10 = 7.5V 11 = 10.5V		00	R/W	REG_RST

APPLICATION INFORMATION

The SGM41542 is typically used as a charger with power path management in smart phones, tablets and other portable devices. In a design it is comes along with a host controller (a processor with I^2C interface) and a single-cell Li-lon or Li-polymer battery.

Detailed Design Procedure

Inductor Design

Small energy storage elements (inductor and capacitor) can be used thanks to the high frequency (1.5MHz) switching converter used in the SGM41542. Inductor should tolerate currents higher than the maximum charge current (I_{CHG}) plus half the inductor peak to peak ripple current (ΔI) without saturation:

$$I_{SAT} > I_{CHG} + \frac{\Delta I}{2}$$
 (3)

The inductor ripple current is determined by the input voltage (V_{VBUS}), duty cycle (D = V_{BAT}/V_{VBUS}), switching frequency (f_s = 1.5MHz) and the inductance (L). In CCM we have:

$$\Delta I = \frac{V_{VBUS} \times D \times (1 - D)}{f_{S} \times L}$$
(4)

Inductor ripple current is maximum when D \approx 0.5. In a practical designs, inductor peak to peak current ripple is selected in a range between 20% to 40% of the maximum DC current $\Delta I = (0.2 \sim 0.4) \times I_{CHG}$ for a good trade-off between inductor size and efficiency. Selecting higher ripple allows choosing of smaller inductance.

For each application, V_{VBUS} and I_{CHG} are known, so L can be calculated from (4) and current rating of the inductor can be selected from (3). Choose an inductor that has small DCR and core losses at 1.5MHz to have high efficiency and cool operation at full load.

Input Capacitor Design

Select low ESR ceramic input capacitor (X7R or X5R) with sufficient voltage and RMS ripple current rating for decoupling of the input switching ripple current (I_{CIN}). The RMS ripple current in the worst case is around the $I_{CHG}/2$ when D \approx 0.5. If

the converter does not operate at D \approx 50%, the worst case capacitor RMS current can be estimated from (5) in which D is the closest operating duty cycle to 0.5.

$$I_{CIN} = I_{CHG} \times \sqrt{D \times (1 - D)}$$
(5)

For SGM41542, place C_{IN} across PMID and GND pins close to the chip. Voltage rating of the capacitor must be at least 25% higher than the normal input voltage to minimize voltage derating. A rating of 25V or higher is preferred for a 13.5V input voltage.

A C_{IN} = 22µF is suggested.

Output Capacitor Design

The output capacitance (on the system) must have enough RMS (ripple) current rating to carry the inductor switching ripple and provide enough energy for system transient current demands. I_{COUT} (C_{OUT} RMS current) can be calculated by:

$$I_{COUT} = \frac{I_{RIPPLE}}{2 \times \sqrt{3}} \approx 0.29 \times I_{RIPPLE}$$
(6)

And the output voltage ripple can be calculated by:

$$\Delta V_{o} = \frac{V_{OUT}}{8LC_{OUT}f_{s}^{2}} \left(1 - \frac{V_{OUT}}{V_{VBUS}}\right)$$
(7)

Increasing L or C_{OUT} (the LC filter) can reduce the ripple.

The internal loop compensation of the device is optimized for > 22μ F ceramic output capacitor. 10V, X7R (or X5R) ceramic capacitors are recommended for the output.

Input Power Supply Considerations

To power the system from the SGM41542, either an input power source with a voltage between 3.9V to 13.5V and at least 100mA current rating should power VBUS, or a single-cell Li-lon battery with voltage higher than V_{BAT_UVLOZ} should be connected to BAT pin of the device. The input source must have enough current rating to allow maximum power delivery through charger (Buck converter) to the system.

APPLICATION INFORMATION (continued)

Layout Guidelines

The switching node (SW) creates very high frequency noises several times higher than f_{SW} (1.5MHz) due to sharp rise and fall of the voltage and current in the switches. To reduce the ringing issues and noise generation, designing a proper layout is important to minimize the current path impedance and loop area. A graphical guideline for the current loops and their frequency content is provided in Figure 20. The following considerations can help making a better layout.

1. Place the input capacitor between PMID and GND pins as close as possible to the chip with shortest copper connections (avoid vias). Choose the smallest capacitor size.

2. Connect one pin of the inductor as close as possible to the SW pin of the device and minimize the copper area connected to the SW node to reduce capacitive coupling from SW area to nearby signal traces. This decreases the noise induced through parasitic stray capacitances and displacement currents to other conductors. SW connection should be wide enough to carry the charging current. Keep other signals and traces away from SW if possible.

3. Place output capacitor GND pin as close as possible to the GND pin of the device and the GND pin of input capacitor C_{IN} . It is better to avoid using vias for these connections and keep

the high frequency current paths very short and on the same layer. A GND copper layer under the component layer helps reducing noise emissions. Pay attention to the DC current and AC current paths in the layout and keep them short and decoupled as much as possible.

4. For analog signals, it is better to use a separate analog ground (AGND) branched only at one point from GND pin. To avoid high current flow through the AGND path, it should be connected to GND only at one point (preferably the GND pin).

5. Place decoupling capacitors close to the IC pins with shortest possible copper connections.

6. Solder the exposed thermal pad of the package to the PCB ground planes. Ensure that there are enough thermal vias directly under the IC, connecting to the ground plane on the other layers for better heat dissipation and cooling of the device.

7. Select proper sizes for the vias and ensure enough copper is available to carry the current for a given current path. Vias usually have some considerable parasitic inductance and resistance.





Figure 20. The Paths and Loops Carrying High Frequency, DC Currents and Very High Frequency (for Layout Design Consideration)

PACKAGE OUTLINE DIMENSIONS

TQFN-4×4-24L




RECOMMENDED LAND PATTERN (Unit: mm)

Symbol		nsions meters	Dimensions In Inches			
5	MIN	MAX	MIN	MAX		
A	0.700	0.800	0.028	0.031		
A1	0.000	0.050	0.000	0.002		
A2	0.203	3 REF	0.008 REF			
D	3.900	4.100	0.154	0.161		
D1	2.600	2.800	0.102	0.110		
E	3.900	4.100	0.154	0.161		
E1	2.600	2.800	0.102	0.110		
k	0.200) MIN	0.008	3 MIN		
b	0.180	0.300	0.007	0.012		
е	0.500) TYP	0.020 TYP			
L	0.300	0.500	0.012	0.020		

NOTE: This drawing is subject to change without notice.

TAPE AND REEL INFORMATION

REEL DIMENSIONS




NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
TQFN-4×4-24L	13″	12.4	4.30	4.30	1.10	4.0	8.0	2.0	12.0	Q2

CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton	
13″	386	280	370	5	DD0002