TPS20xxB Current-Limited, Power-Distribution Switches

1 Features

- 70-mΩ High-Side MOSFET
- 500-mA Continuous Current
- Thermal and Short-Circuit Protection
- Accurate Current Limit (0.75 A Minimum, 1.25 A Maximum)
- Operating Range: 2.7 V to 5.5 V
- 0.6-ms Typical Rise Time
- Undervoltage Lockout
- Deglitched Fault Report (OC)
- No OC Glitch During Power Up
- Maximum Standby Supply Current:
 1-μA (Single, Dual) or 2-μA (Triple, Quad)
- Ambient Temperature Range: –40°C to 85°C
- UL Recognized, File Number E169910
- Additional UL Recognition for TPS2042B and TPS2052B for Ganged Configuration

2 Applications

- · Heavy Capacitive Loads
- Short-Circuit Protections

3 Description

The TPS20xxB power-distribution switches are intended for applications where heavy capacitive loads and short circuits are likely to be encountered. These devices incorporates 70-m Ω N-channel MOSFET power switches for power-distribution systems that require multiple power switches in a single package. Each switch is controlled by a logic enable input. Gate drive is provided by an internal charge pump designed to control the power-switch rise times and fall times to minimize current surges during switching. The charge pump requires no external components and allows operation from supplies as low as 2.7 V.


When the output load exceeds the current-limit threshold or a short is present, the device limits the output current to a safe level by switching into a constant-current mode, pulling the overcurrent (OCx) logic output low. When continuous heavy overloads and short circuits increase the power dissipation in the switch, causing the junction temperature to rise, a thermal protection circuit shuts off the switch to prevent damage. Recovery from a thermal shutdown is automatic once the device has cooled sufficiently. Internal circuitry ensures that the switch remains off until valid input voltage is present. This power-distribution switch is designed to set current limit at 1 A (typical).

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
	SOIC (8)	4.90 mm × 3.91 mm		
	SOIC (16)	9.90 mm × 3.91 mm		
TPS20xxB	SOT-23 (5)	2.90 mm × 1.60 mm		
	HVSSOP (8)	3.00 mm × 3.00 mm		
	SON (8)	3.00 mm × 3.00 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Schematic



1 Features 1

Applications 1

Table of Contents

3	Description	1		10.1 A _l	oplication Information	21
4	Revision History	2		-	pical Application	
5	General Switch Catalog	4	11		Supply Recommendations	
6	Pin Configuration and Functions			11.1 U	ndervoltage Lockout (UVLO)	35
7	Specifications		12	-		
	7.1 Absolute Maximum Ratings				ayout Guidelines	
	7.2 ESD Ratings				ayout Example	
	7.3 Recommended Operating Conditions				ower Dissipation	
	7.4 Thermal Information				nermal Protection	
	7.5 Electrical Characteristics	8	13		and Documentation Support	
	7.6 Dissipation Ratings	9		13.1 R	eceiving Notification of Documentation	Updates 37
	7.7 Typical Characteristics	10			elated Links	
8	Parameter Measurement Information	14			ommunity Resources	
9	Detailed Description	15			ademarks	
	9.1 Overview				ectrostatic Discharge Caution	
	9.2 Functional Block Diagrams				lossary	
	9.3 Feature Description		14		nical, Packaging, and Orderable tion	
TO	Revision History E: Page numbers for previous revisions may dif		e numbe	ers in the	current version.	
ha	nges from Revision L (June 2011) to Revision	n M				Page
S	Added ESD Ratings table, Feature Description section, Power Supply Recommendations section Mechanical, Packaging, and Orderable Information	n, <i>Layout</i> se	ction, D	evice and	d Documentation Support section,	and
ha	nges from Revision K (June 2010) to Revision	n L				Page
1	added note to General Switch Catalog link at ww	/w.ti.com				4
	added I _{OC} spec to the ELEC CHARA TABLE					
L	Deleted Not tested in production, specified by de	sign. note 2	IN ELEC	IRICAL	CHARA TABLE	8
Cha	nges from Revision J (December 2008) to Re	vision K				Page
	Deleted Electrical Char Table note - Estimated va	alue. Final v	alue per	nding cha	aracterization	9
Cha	nges from Revision I (October 2008) to Revis	ion J				Page
	Deleted Product Preview from the DRB package					1
	Deleted Electrical Char Table note - This configu					
	releted Electrical Orial Table Hote - This Collingu	ialion nas n	or neerl	เธอเฮน 10	OL CETHICAHOTI	9
Cha	nges from Revision H (September 2007) to R	evision I				Page
A	added Featured Bullet: Additional UL Recognitio	n				1
,		' '				
-	dded DRB-8 pinout package					
	dded DRB-8 pinout packagedded DRB-8 to the Dissipation Rating Table					1


TPS2041B, TPS2042B, TPS2043B, TPS2044B TPS2051B, TPS2052B, TPS2053B, TPS2054B

www.ti.com

SLVS514M -JUNE 2010-REVISED JUNE 2016

CI	changes from Revision G (OCTOBER 2006) to Revision H	Page
<u>.</u>	Updated the General Switch Catalog table	4
CI	changes from Revision F (June 2006) to Revision G	Page
•	Deleted Product Preview from the DBV package	1
•	Added TPS2060 1.5 A and TPS2064 1.5 A to the General Switch Catalog table	4
•	Added the DBV PACKAGE to the Terminal Functions table	5
•	Added D, DGN and DBV package options to the r _{DS(on)} Test Condition	8


5 General Switch Catalog



See TI Switch Portfolio at http://www.ti.com/usbpower

6 Pin Configuration and Functions

TPS2041B and TPS2051B: DBV Package 5-Pin SOT-23 Top View




† All enable outputs are active high for the TPS205xB series.

TPS2041B and TPS2051B: D and DGN Packages 8-Pin SOIC and HVSSOP Top View




† All enable outputs are active high for the TPS205xB series.

TPS2042B and TPS2052B: D and DGN Packages 8-Pin SOIC and HVSSOP Top View




† All enable outputs are active high for the TPS205xB series.

TPS2042B and TPS2052B: DRB Package 8-Pin SON Top View




† All enable outputs are active high for the TPS205xB series.

TPS2043B and TPS2053B: D Package 16-Pin SOIC Top View



† All enable outputs are active high for the TPS205xB series.

TPS2044B and TPS2054B: D Package 16-Pin SOIC Top View



† All enable outputs are active high for the TPS205xB series.

SLVS514M -JUNE 2010-REVISED JUNE 2016

Pin Functions (TPS2041B and TPS2051B)

PIN							
NAME	TPS2041B	TPS2051B	TPS2041B	TPS2051B	I/O	DESCRIPTION	
NAME	SOIC AND DGN		SOT-23				
EN	4		4	4 —		Enable input, logic low turns on power switch	
EN	_	4	_	4	I	Enable input, logic high turns on power switch	
GND	1	1	2	2	_	Ground	
IN	2, 3	2, 3	5	5	I	Input voltage	
OC	5	5	3	3	0	Overcurrent open-drain output, active-low	
OUT	6, 7, 8	6, 7, 8	1	1	0	Power-switch output	

Pin Functions (TPS2042B and TPS2052B)

PIN				
NAME	TPS2042B	TPS2052B	1/0	DESCRIPTION
NAME	SOIC, HVS	SOP, SON		
EN1	3	_	I	Enable input, logic low turns on power switch IN-OUT1
EN2	4	_	1	Enable input, logic low turns on power switch IN-OUT2
EN1	_	3	1	Enable input, logic high turns on power switch IN-OUT1
EN2	_	4	I	Enable input, logic high turns on power switch IN-OUT2
GND	1	1	_	Ground
IN	2	2	I	Input voltage
OC1	8	8	0	Overcurrent, open-drain output, active low, IN-OUT1
OC2	5	5	0	Overcurrent, open-drain output, active low, IN-OUT2
OUT1	7	7	0	Power-switch output, IN-OUT1
OUT2	6	6	0	Power-switch output, IN-OUT2
PowerPAD TM	_	_	_	Internally connected to GND; used to heat-sink the part to the circuit board traces. Should be connected to GND pin.

Pin Functions (TPS2043B and TPS2053B)

1 in 1 diletions (11 02045B dilet 11 02055B)								
PIN								
NAME	TPS2043B	TPS2053B	1/0	DESCRIPTION				
NAME	SOIC	SOIC						
EN1	3	_	I	Enable input, logic low turns on power switch IN1-OUT1				
EN2	4	_	1	Enable input, logic low turns on power switch IN1-OUT2				
EN3	7	_	1	Enable input, logic low turns on power switch IN2-OUT3				
EN1	_	3	1	Enable input, logic high turns on power switch IN1-OUT1				
EN2	_	4	1	Enable input, logic high turns on power switch IN1-OUT2				
EN3	_	7	1	Enable input, logic high turns on power switch IN2-OUT3				
GND	1, 5	1, 5	-	Ground				
IN1	2	2	1	Input voltage for OUT1 and OUT2				
IN2	6	6	1	Input voltage for OUT3				
NC	8, 9, 10	8, 9, 10	_	No connection				
OC1	16	16	0	Overcurrent, open-drain output, active low, IN1-OUT1				
OC2	13	13	0	Overcurrent, open-drain output, active low, IN1-OUT2				
OC3	12	12	0	Overcurrent, open-drain output, active low, IN2-OUT3				
OUT1	15	15	0	Power-switch output, IN1-OUT1				
OUT2	14	14	0	Power-switch output, IN1-OUT2				
OUT3	11	11	0	Power-switch output, IN2-OUT3				

Pin Functions (TPS2044B and TPS2054B)

PIN					
NAME	TPS2044B	TPS2054B	S2054B I/O	DESCRIPTION	
NAME	SOIC	SOIC			
EN1	3	_		Enable input, logic low turns on power switch IN1-OUT1	
EN2	4	_	1	Enable input, logic low turns on power switch IN1-OUT2	
EN3	7	_	1	Enable input, logic low turns on power switch IN2-OUT3	
EN4	8	_	1	Enable input, logic low turns on power switch IN2-OUT4	
EN1	_	3	1	Enable input, logic high turns on power switch IN1-OUT1	
EN2	_	4	1	Enable input, logic high turns on power switch IN1-OUT2	
EN3	_	7	1	Enable input, logic high turns on power switch IN2-OUT3	
EN4	_	8	1	Enable input, logic high turns on power switch IN2-OUT4	
GND	1, 5	1, 5	l	Ground	
IN1	2	2	1	Input voltage for OUT1 and OUT2	
IN2	6	6	1	Input voltage for OUT3 and OUT4	
OC1	16	16	0	Overcurrent, open-drain output, active low, IN1-OUT1	
OC2	13	13	0	Overcurrent, open-drain output, active low, IN1-OUT2	
OC3	12	12	0	Overcurrent, open-drain output, active low, IN2-OUT3	
OC4	9	9	0	Overcurrent, open-drain output, active low, IN2-OUT4	
OUT1	15	15	0	Power-switch output, IN1-OUT1	
OUT2	14	14	0	Power-switch output, IN1-OUT2	
OUT3	11	11	0	Power-switch output, IN2-OUT3	
OUT4	10	10	0	Power-switch output, IN2-OUT4	

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
$V_{I(IN)}, V_{I(INx)}$	Input voltage (2)	-0.3	6	V
V _{O(OUT)} , V _{O(OUTx)} (2)	Output voltage	-0.3	6	V
$\begin{array}{c} V_{I(\overline{EN})},\ V_{I(\overline{ENx})},\ V_{I(EN)},\\ V_{I(ENx)} \end{array}$	Input voltage	-0.3	6	V
$V_{I(/OC)}, V_{I(\overline{OCx})}$	Voltage range	-0.3	6	٧
$I_{O(OUT)}, I_{O(OUTx)}$	Continuous output current	Internall	y limited	
	Continuous total power dissipation	See Dissipation Ratings		
T_J	Operating virtual junction temperature	-40	125	ô
T _{stg}	Storage temperature	-65	150	ů

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltages are with respect to GND.

7.2 ESD Ratings

			VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±2000		
$V_{(ESD)}$	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
$V_{I(IN)}, V_{I(INx)}$	Input voltage	2.7	5.5	V
$\begin{matrix} V_{I(\overline{EN})},\ V_{I(\overline{ENx})},\ V_{I(EN)}, \\ V_{I(ENx)} \end{matrix}$	Input voltage	0	5.5	V
$I_{O(OUT)}, I_{O(OUTx)}$	Continuous output current	0	500	mA
TJ	Operating virtual junction temperature	-40	125	°C

7.4 Thermal Information

			TPS2042xx and TPS2053xx					
	THERMAL METRIC ⁽¹⁾	(S	D (SOIC)		DGN (HVSSOP)	DRB (SON)	UNIT	
		8 PINS	16 PINS	5 PINS	8 PINS	8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	119.3	81.6	208.6	53.6	47.5	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	67.6	42.7	122.9	58.7	53	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	59.6	39.1	37.8	35.5	14.2	°C/W	
ΨЈТ	Junction-to-top characterization parameter	20.3	10.4	14.6	2.7	1.2	°C/W	
ΨЈВ	Junction-to-board characterization parameter	59.1	38.8	36.9	35.3	14.2	°C/W	
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	6.7	7.3	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.5 Electrical Characteristics

over recommended operating junction temperature range, $V_{I(IN)} = 5.5 \text{ V}$, $I_O = 0.5 \text{ A}$, $V_{I(/ENx)} = 0 \text{ V}$ (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	S ⁽¹⁾				
POWE	R SWITCH				_			
	Static drain-source on-state	$V_{I(IN)} = 5 \text{ V or } 3.3 \text{ V, } I_{C}$	- 0.5 Δ	D and DGN packages		70	135	
	resistance, 5-V operation and 3.3-V operation	-40° C $\leq T_{J} \leq 125^{\circ}$ C) = 0.5 A,	DBV package only		95	140	mΩ
$r_{DS(on)}$	Static drain-source on-state resistance, 2.7-V operation	$V_{I(IN)} = 2.7 \text{ V}, I_O = 0.5$ -40°C \le T_J \le 125°C	Α,	D and DGN packages		75	150	$m\Omega$
	Static drain-source on-state resistance, 5-V operation	$V_{I(IN)} = 5 \text{ V}, I_O = 1 \text{ A}, C$ connected, $0^{\circ}\text{C} \leq \text{T}_{J} \leq$	OUT1 and OUT2 70°C	DGN package, TPS2042B/52B			49	mΩ
	B: .:	V _{I(IN)} = 5.5 V				0.6	1.5	
t _r	Rise time, output	V _{I(IN)} = 2.7 V	C _I = 1 μF,	T 0500		0.4	1	
	Fall time a sustaint	V _{I(IN)} = 5.5 V	$R_L = 10 \Omega$	$T_J = 25^{\circ}C$	0.05		0.5	ms
t _f	Fall time, output	V _{I(IN)} = 2.7 V			0.05		0.5	
ENABI	E INPUT EN AND ENX	, , ,		1				
V _{IH}	High-level input voltage	$2.7 \text{ V} \le \text{V}_{\text{I(IN)}} \le 5.5 \text{ V}$			2			V
V _{IL}	Low-level input voltage	$2.7 \text{ V} \le \text{V}_{\text{I(IN)}} \le 5.5 \text{ V}$					0.8	V
I	Input current	$V_{I(\overline{ENx})} = 0 \text{ V or } 5.5 \text{ V}$			-0.5		0.5	μΑ
t _{on}	Turnon time	$C_L = 100 \ \mu F, R_L = 10 \ \Omega$			3			
t _{off}	Turnoff time	$C_L = 100 \ \mu F, R_L = 10 \ \Omega$	Ω				10	ms
CURRI	ENT LIMIT							
		$V_{I(IN)}$ = 5 V, OUT connected to GND, device enabled into short-circuit $V_{I(IN)}$ = 5 V, OUT1 and OUT2 connected to GND, device enabled into short-circuit, measure at IN		T _J = 25°C	0.75	1	1.25	
				-40 °C $\leq T_J \leq 125$ °C	0.7	1	1.3	
I _{OS}	Short-circuit output current			0°C ≤ T _J ≤ 70°C TPS2042B/52B	1.5			Α
		5 1/ 400 4/	TPS2041B/51B		Ios	1.5	1.9	
loc	Overcurrent trip threshold	$V_{IN} = 5 \text{ V}, 100 \text{ A/s}$	TPS2042B/52B		Ios	1.55	2	Α
SUPPL	Y CURRENT (TPS2041B, TP	S2051B)						
0		No load on OUT, V _{I(EN}	_{I√} = 5.5 V,	$T_J = 25^{\circ}C$		0.5	1	
Supply	current, low-level output	or $V_{I(ENx)} = 0 V$,	-40°°C ≤ T _J ≤ 125°C		0.5	5	μΑ
0 1		No load on OUT, VICEN	$\overline{J_{V}} = 0 \text{ V}.$	$T_J = 25^{\circ}C$		43	60	
Supply	current, high-level output	or $V_{I(ENx)} = 5.5 \text{ V}$		-40°C ≤ T _J ≤ 125°C		43	70	μΑ
Leakag	e current	OUT connected to gro or V _{I(ENx)} = 0 V	bund, $V_{I(\overline{ENx})} = 5.5 \text{ V},$	–40°C ≤ T _J ≤ 125°C		1		μА
Revers	e leakage current	$V_{I(OUTx)} = 5.5 \text{ V, IN} = 9$	ground	T _J = 25°C		0		μА

⁽¹⁾ Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

Electrical Characteristics (continued)

over recommended operating junction temperature range, $V_{I(IN)} = 5.5 \text{ V}$, $I_O = 0.5 \text{ A}$, $V_{I(/ENx)} = 0 \text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS ⁽¹⁾			TYP	MAX	UNIT	
SUPPLY CURRENT (TPS2042B, T	TPS2052B)						
	N. I. OUT. V. S.S.V.	$T_J = 25^{\circ}C$		0.5	1		
Supply current, low-level output	No load on OUT, $V_{I(\overline{ENx})} = 5.5 \text{ V}$	-40°C ≤ T _J ≤ 125°C		0.5	5	μА	
		T _J = 25°C		50	70		
Supply current, high-level output	o load on OUT, $V_{I(\overline{ENx})} = 0 \text{ V}$ $-40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$			50	90	μΑ	
Leakage current	OUT connected to ground, $V_{I(\overline{ENx})} = 5.5 \text{ V}$	-40°C ≤ T _J ≤ 125°C		1		μА	
Reverse leakage current	$V_{I(OUTx)} = 5.5 \text{ V}, IN = ground$	T _J = 25°C		0.2		μА	
SUPPLY CURRENT (TPS2043B, T	TPS2053B)		*				
		$T_J = 25^{\circ}C$		0.5	2		
Supply current, low-level output	No load on OUT, $V_{I(ENx)} = 0 \text{ V}$	-40°C ≤ T _J ≤ 125°C		0.5	10	μΑ	
Committee to the land of the land	No local as OUT V	T _J = 25°C		65	90		
Supply current, high-level output	No load on OUT, $V_{I(ENx)} = 5.5 \text{ V}$	-40°C ≤ T _J ≤ 125°C		65	110	μА	
Leakage current	OUT connected to ground, V _{I(ENx)} = 0 V	-40°C≤ T _J ≤ 125°C		1		μА	
Reverse leakage current	$V_{I(OUTx)} = 5.5 \text{ V}, INx = ground$	T _J = 25°C		0.2		μА	
SUPPLY CURRENT (TPS2044B, T	TPS2054B)						
0	No load on OUT, $V_{I(\overline{ENx})} = 5.5 \text{ V}$, or $V_{I(ENx)} = 0 \text{ V}$	T _J = 25°C		0.5	2	2 10 μA	
Supply current, low-level output		-40°C ≤ T _J ≤ 125°C		0.5	10		
Oursele summer birth level surface	No load on OUT, $V_{I(\overline{ENx})} = 0 \text{ V}$,	T _J = 25°C		75	110	пΑ	
Supply current, high-level output	or $V_{I(ENx)} = 5.5 \text{ V}$	–40°C ≤ T _J ≤ 125°C		75	140		
Leakage current	OUT connected to ground, $V_{I(\overline{ENx})} = 5.5 \text{ V}$, or $V_{I(ENx)} = 0 \text{ V}$	–40°C≤ T _J ≤ 125°C		1		μА	
Reverse leakage current	$V_{I(OUTx)} = 5.5 \text{ V}, INx = ground$	$T_J = 25^{\circ}C$		0.2		μА	
UNDERVOLTAGE LOCKOUT							
Low-level input voltage, IN, INx			2		2.5	V	
Hysteresis, IN, INx	T _J = 25°C			75		mV	
OVERCURRENT OC and OCx							
Output low voltage, V _{OL(/OCx)}	$I_{O(\overline{OCx})} = 5 \text{ mA}$				0.4	V	
Off-state current	$V_{O(\overline{OCx})} = 5 \text{ V or } 3.3 \text{ V}$				1	μА	
OC deglitch	OCx assertion or deassertion			8	15	ms	
THERMAL SHUTDOWN ⁽²⁾			<u>, </u>				
Thermal shutdown threshold			135			°C	
Recovery from thermal shutdown			125			°C	
Hysteresis				10		°C	

⁽²⁾ The thermal shutdown only reacts under overcurrent conditions.


7.6 Dissipation Ratings

PACKAGE	THERMAL RESISTANCE, θ _{JA}	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
DGN-8		1712.3 mW	17.123 mW/°C	941.78 mW	684.93 mW
D-8		585.82 mW	5.8582 mW/°C	322.20 mW	234.32 mW
D-16		898.47 mW	8.9847 mW/°C	494.15 mW	359.38 mW
DBV-5		285 mW	2.85 mW/°C	155 mW	114 mW
DRB-8 (Low-K) ⁽¹⁾	270 °CW	370 mW	3.71 mW/°C	203 mW	148 mW
DRB-8 (High-K) ⁽²⁾	60 °CW	1600 mW	16.67 mW/°C	916 mW	866 mW

⁽¹⁾ Soldered PowerPAD on a standard 2-layer PCB without vias for thermal pad. See TI application note SLMA002 for further details.

⁽²⁾ Soldered PowerPAD on a standard 4-layer PCB with vias for thermal pad. See TI application note SLMA002 for further details.

7.7 Typical Characteristics






Figure 7. TPS2043B and TPS2053B Supply Current, Output Enabled vs Junction Temperature




Figure 8. TPS2044B TPS2054B Supply Current, Output Enabled vs Junction Temperature




Figure 9. TPS2041B TPS2051B Supply Current, Output Disabled vs Junction Temperature




Figure 10. TPS2042B and TPS2052B Supply Current, Output Disabled vs Junction Temperature




Figure 11. TPS2043B and TPS2053B Supply Current, Output Disabled vs Junction Temperature







Figure 12. TPS2044B and TPS2054B Supply Current, Output Disabled vs Junction Temperature







8 Parameter Measurement Information




Figure 27. Test Circuit and Voltage Waveforms


VOLTAGE WAVEFORMS

9 Detailed Description

9.1 Overview

The TPS20xxB are current-limited, power-distribution switches providing 0.5-A continuous load current. These devices incorporates $70\text{-m}\Omega$ N-channel MOSFET power switches for power-distribution systems that require multiple power switches in a single package. Gate driver is provided by an internal charge pump designed to minimize current surges during switching. The charge pump requires no external components and allows operation supplies as low as 2.7 V.


9.2 Functional Block Diagrams



Note A: Current sense Note B: Active low (EN) for TPS2041B; Active high (EN) for TPS2051B

Figure 28. Functional Block Diagram (TPS2041B and TPS2051B)

Functional Block Diagrams (continued)




Note A: Current sense

Note B: Active low ($\overline{\text{ENx}}$) for TPS2042B; Active high (ENx) for TPS2052B

Figure 29. Functional Block Diagram (TPS2042B and TPS2052B)

Functional Block Diagrams (continued)




Note A: Current sense

Note B: Active low (ENx) for TPS2043B; Active high (ENx) for TPS2053B

Figure 30. Functional Block Diagram (TPS2043B and TPS2053B)

Functional Block Diagrams (continued)



Note A: Current sense

Note B: Active low ($\overline{\text{ENx}}$) for TPS2044B; Active high (ENx) for TPS2054B

Figure 31. Functional Block Diagram (TPS2044B and TPS2054B)

SLVS514M -JUNE 2010-REVISED JUNE 2016

9.3 Feature Description

9.3.1 Power Switch

The power switch is an N-channel MOSFET with a low on-state resistance. Configured as a high-side switch, the power switch prevents current flow from OUT to IN and IN to OUT when disabled. The power switch supplies a minimum current of 500 mA.

9.3.2 Charge Pump

An internal charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.7 V and requires little supply current.

9.3.3 Driver

The driver controls the gate voltage of the power switch. To limit large current surges and reduce the associated electromagnetic interference (EMI) produced, the driver incorporates circuitry that controls the rise times and fall times of the output voltage.

9.3.4 Enable (\overline{ENx})

The logic enable pin disables the power switch and the bias for the charge pump, driver, and other circuitry to reduce the supply current. The supply current is reduced to less than 1 μ A or 2 μ A when a logic high is present on $\overline{\text{EN}}$. A logic zero input on $\overline{\text{EN}}$ restores bias to the drive and control circuits and turns the switch on. The enable input is compatible with both TTL and CMOS logic levels.

9.3.5 **Enable (ENx)**

The logic enable disables the power switch and the bias for the charge pump, driver, and other circuitry to reduce the supply current. The supply current is reduced to less than 1 μ A or 2 μ A when a logic low is present on ENx. A logic high input on ENx restores bias to the drive and control circuits and turns the switch on. The enable input is compatible with both TTL and CMOS logic levels.

9.3.6 Overcurrent (\overline{OCx})

The \overline{OCx} open-drain output is asserted (active low) when an overcurrent or overtemperature condition is encountered. The output remains asserted until the overcurrent or overtemperature condition is removed. A 10-ms deglitch circuit prevents the \overline{OCx} signal from oscillation or false triggering. If an overtemperature shutdown occurs, the \overline{OCx} is asserted instantaneously.

9.3.7 Current Sense

A sense FET monitors the current supplied to the load. The sense FET measures current more efficiently than conventional resistance methods. When an overload or short circuit is encountered, the current-sense circuitry sends a control signal to the driver. The driver in turn reduces the gate voltage and drives the power FET into its saturation region, which switches the output into a constant-current mode and holds the current constant while varying the voltage on the load.

9.3.8 Thermal Sense

The TPS20xxB implements a thermal sensing to monitor the operating temperature of the power distribution switch. In an overcurrent or short-circuit condition, the junction temperature rises. When the die temperature rises to approximately 140°C due to overcurrent conditions, the internal thermal sense circuitry turns off the switch, thus preventing the device from damage. Hysteresis is built into the thermal sense, and after the device has cooled approximately 10 degrees, the switch turns back on. The switch continues to cycle off and on until the fault is removed. The open-drain false reporting output (OCx) is asserted (active low) when an overtemperature shutdown or overcurrent occurs.

9.3.9 Undervoltage Lockout

A voltage sense circuit monitors the input voltage. When the input voltage is below approximately 2 V, a control signal turns off the power switch.

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

10.1.1 Universal Serial Bus (USB) Applications

The universal serial bus (USB) interface is a 12-Mb/s, or 1.5-Mb/s, multiplexed serial bus designed for low-to-medium bandwidth PC peripherals (for example, keyboards, printers, scanners, and mice). The four-wire USB interface is conceived for dynamic attach-detach (hot plug-unplug) of peripherals. Two lines are provided for differential data, and two lines are provided for 5-V power distribution.

USB data is a 3.3-V level signal, but power is distributed at 5 V to allow for voltage drops in cases where power is distributed through more than one hub across long cables. Each function must provide its own regulated 3.3 V from the 5-V input or its own internal power supply.

The USB specification defines the following five classes of devices, each differentiated by power-consumption requirements:

- Hosts and self-powered hubs (SPH)
- Bus-powered hubs (BPH)
- Low-power, bus-powered functions
- · High-power, bus-powered functions
- Self-powered functions

Self-powered and bus-powered hubs distribute data and power to downstream functions. The TPS20xxB can provide power-distribution solutions to many of these classes of devices.

10.2 Typical Application

10.2.1 Typical Application (TPS2042B)




Figure 32. Typical Application (Example, TPS2042B)

10.2.1.1 Design Requirements

Table 1 shows the design parameters for this application.

DESIGN PARAMETER	VALUE
Input voltage	5 V
Output1 voltage	5 V
Output2 voltage	5 V
Output1 current	0.5 A
Output2 current	0.5 A

10.2.1.2 Detailed Design Procedure

10.2.1.2.1 Power-Supply Considerations

TI recommends placing a $0.01-\mu F$ to $0.1-\mu F$ ceramic bypass capacitor between IN and GND, close to the device. When the output load is heavy, TI recommends placing a high-value electrolytic capacitor on the necessary output pins. This precaution reduces power-supply transients that may cause ringing on the input. Additionally, bypassing the output with a $0.01-\mu F$ to $0.1-\mu F$ ceramic capacitor improves the immunity of the device to short-circuit transients.

10.2.1.2.2 Overcurrent

A sense FET is employed to check for overcurrent conditions. Unlike current-sense resistors, sense FETs do not increase the series resistance of the current path. When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Complete shutdown occurs only if the fault is present long enough to activate thermal limiting.

Three possible overload conditions can occur. In the first condition, the output has been shorted before the device is enabled or before $V_{I(IN)}$ has been applied (see Figure 23 through Figure 26). The TPS20xxB senses the short and immediately switches into a constant-current output.

In the second condition, a short or an overload occurs while the device is enabled. At the instant the overload occurs, high currents may flow for a short period of time before the current-limit circuit can react. After the current-limit circuit has tripped (reached the overcurrent trip threshold), the device switches into constant-current mode.

In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the current-limit threshold is reached or until the thermal limit of the device is exceeded (see Figure 9 through Figure 12). The TPS20xxB is capable of delivering current up to the current-limit threshold without damaging the device. Once the threshold has been reached, the device switches into its constant-current mode.

10.2.1.2.3 OC Response

The $\overline{\text{OCx}}$ open-drain output is asserted (active low) when an overcurrent or overtemperature shutdown condition is encountered after a 10-ms deglitch timeout. The output remains asserted until the overcurrent or overtemperature condition is removed. Connecting a heavy capacitive load to an enabled device can cause a momentary overcurrent condition; however, no false reporting on $\overline{\text{OCx}}$ occurs due to the 10-ms deglitch circuit. The TPS20xxB is designed to eliminate false overcurrent reporting. The internal overcurrent deglitch eliminates the need for external components to remove unwanted pulses. $\overline{\text{OCx}}$ is not deglitched when the switch is turned off due to an overtemperature shutdown.






Figure 33. Typical Circuit for the OC Pin (Example, TPS2042B)

10.2.1.3 Application Curves



SLVS514M -JUNE 2010-REVISED JUNE 2016



10.2.2 Host and Self-Powered and Bus-Powered Hubs

Hosts and self-powered hubs have a local power supply that powers the embedded functions and the downstream ports (see Figure 42 and Figure 43). This power supply must provide from 5.25 V to 4.75 V to the board side of the downstream connection under full-load and no-load conditions. Hosts and SPHs are required to have current-limit protection and must report overcurrent conditions to the USB controller. Typical SPHs are desktop PCs, monitors, printers, and stand-alone hubs.




Figure 42. Typical One-Port USB Host and Self-Powered Hub




Figure 43. Typical Four-Port USB Host and Self-Powered Hub

10.2.2.1 Design Requirements

10.2.2.1.1 USB Power-Distribution Requirements

USB can be implemented in several ways, and, regardless of the type of USB device being developed, several power-distribution features must be implemented.

- Hosts and self-powered hubs must:
 - Current-limit downstream ports
 - Report overcurrent conditions on USB V_{BUS}
- Bus-powered hubs must:
 - Enable/disable power to downstream ports
 - Power up at <100 mA
 - Limit inrush current (<44 Ω and 10 µF)
- · Functions must:
 - Limit inrush currents
 - Power up at <100 mA

The feature set of the TPS20xxB allows them to meet each of these requirements. The integrated current-limiting and overcurrent reporting is required by hosts and self-powered hubs. The logic-level enable and controlled rise times meet the need of both input and output ports on bus-powered hubs, as well as the input ports for bus-powered functions (see Figure 44 through Figure 47).




Figure 44. Hybrid Self and Bus-Powered Hub Implementation, TPS2041B and TPS2051B





Figure 45. Hybrid Self and Bus-Powered Hub Implementation, TPS2042B and TPS2052B



 † USB rev 1.1 requires 120 μF per hub.

Copyright © 2016, Texas Instruments Incorporated

Figure 46. Hybrid Self and Bus-Powered Hub Implementation, TPS2043B and TPS2053B




Figure 47. Hybrid Self and Bus-Powered Hub Implementation, TPS2044B and TPS2054B

10.2.2.2 Detailed Design Procedure

Bus-powered hubs obtain all power from upstream ports and often contain an embedded function. The hubs are required to power up with less than one unit load. The BPH usually has one embedded function, and power is always available to the controller of the hub. If the embedded function and hub require more than 100 mA on power up, the power to the embedded function may need to be kept off until enumeration is completed. This can be accomplished by removing power or by shutting off the clock to the embedded function. Power switching the embedded function is not necessary if the aggregate power draw for the function and controller is less than one unit load. The total current drawn by the bus-powered device is the sum of the current to the controller, the embedded function, and the downstream ports, and it is limited to 500 mA from an upstream port.

10.2.2.2.1 Low-Power Bus-Powered and High-Power Bus-Powered Functions

Both low-power and high-power bus-powered functions obtain all power from upstream ports; low-power functions always draw less than 100 mA; high-power functions must draw less than 100 mA at power up and can draw up to 500 mA after enumeration. If the load of the function is more than the parallel combination of 44 Ω and 10 μ F at power up, the device must implement inrush current limiting (see Figure 48).






Figure 48. High-Power Bus-Powered Function (Example, TPS2042B)

10.2.2.3 Application Curves



SLVS514M -JUNE 2010-REVISED JUNE 2016



10.2.3 Generic Hot-Plug Applications

In many applications it may be necessary to remove modules or pc boards while the main unit is still operating. These are considered hot-plug applications. Such implementations require the control of current surges seen by the main power supply and the card being inserted. The most effective way to control these surges is to limit and slowly ramp the current and voltage being applied to the card, similar to the way in which a power supply normally turns on. Due to the controlled rise times and fall times of the TPS20xxB, these devices can be used to provide a softer start-up to devices being hot-plugged into a powered system. The UVLO feature of the TPS20xxB also ensures that the switch is off after the card has been removed, and that the switch is off during the next insertion. The UVLO feature insures a soft start with a controlled rise time for every insertion of the card or module.




Figure 57. Typical Hot-Plug Implementation (Example, TPS2042B)

By placing the TPS20xxB between the V_{CC} input and the rest of the circuitry, the input power reaches these devices first after insertion. The typical rise time of the switch is approximately 1 ms, providing a slow voltage ramp at the output of the device. This implementation controls system surge currents and provides a hotplugging mechanism for any device.

10.2.3.1 Design Requirements

Table 2 shows the design parameters for this application.

DESIGN PARAMETER	VALUE
Input voltage	5 V
Output1 voltage	5 V
Output2 voltage	5 V
Output1 current	0.5 A
Output2 current	0.5 A

Table 2. Design Parameters

10.2.3.2 Detailed Design Procedure


To begin the design process a few parameters must be decided upon. The designer needs to know the following:

- Normal Input Operation Voltage
- Current Limit


Input and output capacitance improves the performance of the device; the actual capacitance should be optimized for the particular application. For all applications, TI recommends a 0.1-µF or greater ceramic bypass capacitor between IN and GND, as close to the device as possible for local noise decoupling. This precaution reduces ringing on the input due to power-supply transients. Additional input capacitance may be needed on the input to reduce voltage undershoot from exceeding the UVLO of other load share one power rail with TPS2042 device or overshoot from exceeding the absolute-maximum voltage of the device during heavy transient conditions. This is especially important during bench testing when long, inductive cables are used to connect the

evaluation board to the bench power supply. Output capacitance is not required, but TI recommends placing a high-value electrolytic capacitor on the output pin when large transient currents are expected on the output to reduce the undershoot, which is caused by the inductance of the output power bus just after a short has occurred and the TPS2042 device has abruptly reduced OUT current. Energy stored in the inductance will drive the OUT voltage down and potentially negative as it discharges.

10.2.3.3 Application Curves



SLVS514M – JUNE 2010 – REVISED JUNE 2016



11 Power Supply Recommendations

11.1 Undervoltage Lockout (UVLO)

An undervoltage lockout ensures that the power switch is in the off state at power up. Whenever the input voltage falls below approximately 2 V, the power switch is quickly turned off. This facilitates the design of hot-insertion systems where it is not possible to turn off the power switch before input power is removed. The UVLO also keeps the switch from being turned on until the power supply has reached at least 2 V, even if the switch is enabled. On reinsertion, the power switch is turned on, with a controlled rise time to reduce EMI and voltage overshoots.

12 Layout

12.1 Layout Guidelines

- Place the 100-nF bypass capacitor near the IN and GND pins, and make the connections using a low-inductance trace.
- Placing a high-value electrolytic capacitor and a 100-nF bypass capacitor on the output pin is recommended when large transient currents are expected on the output.
- The PowerPAD should be directly connected to PCB ground plane using wide and short copper trace.

12.2 Layout Example




Figure 66. Layout Recommendation

12.3 Power Dissipation

The low on-resistance on the N-channel MOSFET allows the small surface-mount packages to pass large currents. The thermal resistances of these packages are high compared to those of power packages; it is good design practice to check power dissipation and junction temperature. Begin by determining the $r_{DS(on)}$ of the N-channel MOSFET relative to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read $r_{DS(on)}$ from Figure 13. Using this value, the power dissipation per switch can be calculated by :

$$P_D = r_{DS(on)} \times I^2$$

Multiply this number by the number of switches being used. This step renders the total power dissipation from the N-channel MOSFETs.

Finally, calculate the junction temperature with:

$$T_J = P_D \times R_{\theta JA} + T_A$$

where

- T_A= Ambient temperature °C
- $R_{\theta JA}$ = Thermal resistance

TPS2041B, TPS2042B, TPS2043B, TPS2044B TPS2051B, TPS2052B, TPS2053B, TPS2054B

SLVS514M -JUNE 2010-REVISED JUNE 2016

Power Dissipation (continued)

• P_D = Total power dissipation based on number of switches being used.

Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees, repeat the calculation, using the calculated value as the new estimate. Two or three iterations are generally sufficient to get a reasonable answer.

12.4 Thermal Protection

Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The TPS20xxB implements a thermal sensing to monitor the operating junction temperature of the power distribution switch. In an overcurrent or short-circuit condition, the junction temperature rises due to excessive power dissipation. Once the die temperature rises to approximately 140°C due to overcurrent conditions, the internal thermal sense circuitry turns the power switch off, thus preventing the power switch from damage. Hysteresis is built into the thermal sense circuit, and after the device has cooled approximately 10°C, the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed. The \overline{OCx} open-drain output is asserted (active low) when an overtemperature shutdown or overcurrent occurs.

13 Device and Documentation Support

13.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS2041	Click here	Click here	Click here	Click here	Click here
TPS2042	Click here	Click here	Click here	Click here	Click here
TPS2043	Click here	Click here	Click here	Click here	Click here
TPS2044	Click here	Click here	Click here	Click here	Click here
TPS2051	Click here	Click here	Click here	Click here	Click here
TPS2052	Click here	Click here	Click here	Click here	Click here
TPS2053	Click here	Click here	Click here	Click here	Click here
TPS2054	Click here	Click here	Click here	Click here	Click here

Table 3. Related Links

13.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGE OPTION ADDENDUM

13-Aug-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
HPA00596BDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2042B	Samples
TPS2041BD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2041B	Samples
TPS2041BDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	NIPDAU Level-1-260C-UNLIM -40		PLII	Samples
TPS2041BDBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PLII	Samples
TPS2041BDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PLII	Samples
TPS2041BDBVTG4	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PLII	Samples
TPS2041BDG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2041B	Samples
TPS2041BDGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	2041B	Samples
TPS2041BDGNG4	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2041B	Samples
TPS2041BDGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	2041B	Samples
TPS2041BDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2041B	Samples
TPS2041BDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2041B	Samples
TPS2042BD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2042B	Samples
TPS2042BDGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2042B	Samples
TPS2042BDGNG4	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2042B	Samples
TPS2042BDGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2042B	Samples
TPS2042BDGNRG4	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2042B	Samples
TPS2042BDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2042B	Samples
TPS2042BDRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2042	Samples
TPS2042BDRBT	ACTIVE	SON	DRB	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2042	Samples

PACKAGE OPTION ADDENDUM

13-Aug-2021

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS2042BDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM -40 to 85		2042B	Samples
TPS2043BD	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2043B	Samples
TPS2043BDR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	.U Level-1-260C-UNLIM		2043B	Samples
TPS2043BDRG4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2043B	Samples
TPS2044BD	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2044B	Samples
TPS2044BDG4	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2044B	Samples
TPS2044BDR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2044B	Samples
TPS2044BDRG4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2044B	Samples
TPS2051BD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2051B	Samples
TPS2051BDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PLJI	Samples
TPS2051BDBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PLJI	Samples
TPS2051BDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PLJI	Samples
TPS2051BDBVTG4	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PLJI	Samples
TPS2051BDG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2051B	Samples
TPS2051BDGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	2051B	Samples
TPS2051BDGNG4	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2051B	Samples
TPS2051BDGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	2051B	Samples
TPS2051BDGNRG4	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2051B	Samples
TPS2051BDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2051B	Samples
TPS2051BDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2051B	Samples
TPS2052BD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2052B	Samples

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS2052BDG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2052B	Samples
TPS2052BDGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU NIPDAUAG Level-1-260C-UNLIM		-40 to 85	2052B	Samples
TPS2052BDGNG4	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2052B	Samples
TPS2052BDGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	2052B	Samples
TPS2052BDGNRG4	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2052B	Samples
TPS2052BDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2052B	Samples
TPS2052BDRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2052	Samples
TPS2052BDRBT	ACTIVE	SON	DRB	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2052	Samples
TPS2052BDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2052B	Samples
TPS2053BD	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2053B	Samples
TPS2053BDG4	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2053B	Samples
TPS2053BDR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2053B	Samples
TPS2053BDRG4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2053B	Samples
TPS2054BD	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2054B	Samples
TPS2054BDR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2054B	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

PACKAGE OPTION ADDENDUM

13-Aug-2021

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS2041B, TPS2042B, TPS2051B:

Automotive: TPS2041B-Q1, TPS2042B-Q1, TPS2051B-Q1

■ Enhanced Product : TPS2041B-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity AO

	Α0	Dimension designed to accommodate the component width
	B0	Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
г	D1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2041BDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS2041BDBVR	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2041BDBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS2041BDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2041BDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2041BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2042BDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS2042BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2042BDRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS2042BDRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS2043BDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TPS2044BDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TPS2051BDBVR	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2051BDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS2051BDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2051BDBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS2051BDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2051BDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

17-Aug-2021

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2051BDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS2051BDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2051BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2052BDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS2052BDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2052BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2052BDRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS2052BDRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS2053BDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TPS2054BDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1



*All dimensions are nominal

7 til dillionolollo alo nollilla							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2041BDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS2041BDBVR	SOT-23	DBV	5	3000	200.0	183.0	25.0
TPS2041BDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS2041BDBVT	SOT-23	DBV	5	250	200.0	183.0	25.0
TPS2041BDGNR	HVSSOP	DGN	8	2500	364.0	364.0	27.0
TPS2041BDR	SOIC	D	8	2500	340.5	336.1	25.0
TPS2042BDGNR	HVSSOP	DGN	8	2500	346.0	346.0	35.0


PACKAGE MATERIALS INFORMATION

17-Aug-2021

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2042BDR	SOIC	D	8	2500	340.5	336.1	25.0
TPS2042BDRBR	SON	DRB	8	3000	346.0	346.0	35.0
TPS2042BDRBT	SON	DRB	8	250	200.0	183.0	25.0
TPS2043BDR	SOIC	D	16	2500	340.5	336.1	32.0
TPS2044BDR	SOIC	D	16	2500	340.5	336.1	32.0
TPS2051BDBVR	SOT-23	DBV	5	3000	200.0	183.0	25.0
TPS2051BDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS2051BDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS2051BDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS2051BDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TPS2051BDBVT	SOT-23	DBV	5	250	200.0	183.0	25.0
TPS2051BDGNR	HVSSOP	DGN	8	2500	346.0	346.0	35.0
TPS2051BDGNR	HVSSOP	DGN	8	2500	364.0	364.0	27.0
TPS2051BDR	SOIC	D	8	2500	340.5	336.1	25.0
TPS2052BDGNR	HVSSOP	DGN	8	2500	346.0	346.0	35.0
TPS2052BDGNR	HVSSOP	DGN	8	2500	364.0	364.0	27.0
TPS2052BDR	SOIC	D	8	2500	340.5	336.1	25.0
TPS2052BDRBR	SON	DRB	8	3000	346.0	346.0	35.0
TPS2052BDRBT	SON	DRB	8	250	200.0	183.0	25.0
TPS2053BDR	SOIC	D	16	2500	340.5	336.1	32.0
TPS2054BDR	SOIC	D	16	2500	340.5	336.1	32.0



SMALL OUTLINE TRANSISTOR



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SMALL OUTLINE TRANSISTOR




^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{8.} Board assembly site may have different recommendations for stencil design.


3 x 3, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.









- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.




^{10.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{11.} Board assembly site may have different recommendations for stencil design.

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE




PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



^{10.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


^{11.} Board assembly site may have different recommendations for stencil design.



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




PLASTIC SMALL OUTLINE - NO LEAD



- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


PLASTIC SMALL OUTLINE - NO LEAD



- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
- number SLUA271 (www.ti.com/lit/slua271).

 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

D (R-PDS0-G16)


PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SMALL OUTLINE INTEGRATED CIRCUIT



- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.