TS3A27518E 6-Channel (qSPI), 1:2 Multiplexer and Demultiplexer with Integrated IEC L-4 ESD and 1.8-V Logic Compatible Control Inputs

1 Features

- 1.65 V to 3.6 V single-supply operation
- Isolation in power-down mode, V_{CC} = 0
- Low-capacitance switches, 21.5 pF (typical)
- Bandwidth up to 240 MHz for high-speed rail-to-rail signal handling
- Crosstalk and OFF isolation of -62 dB
- 1.8 V logic compatible control inputs
- 3.6 V tolerant control inputs
- Latch-up performance exceeds 100 mA per JESD 78, Class II
- ESD performance tested per JESD 22
 - 2500-V human-body model (A114-B, Class II)
 - 1500-V charged-device model (C101)
- ESD performance: NC/NO ports
 - ±6-kV contact discharge (IEC 61000-4-2)
- 24-WQFN (4.00 mm × 4.00 mm) and 24-TSSOP (7.90 mm × 6.60 mm) packages

2 Applications

- SD-SDIO and MMC two-port MUX
- PC VGA video MUX-video systems
- Audio and video signal routing

3 Description

The TS3A27518E is a bidirectional, 6-channel,


1:2 multiplexer-demultiplexer designed to operate from 1.65 V to 3.6 V. This device can handle both digital and analog signals, and can transmit signals up to V_{CC} in either direction. The TS3A27518E has two control pins, each controlling three 1:2 muxes at the same time, and an enable pin that put all outputs in high-impedance mode. The control pins are compatible with 1.8 V logic thresholds and are backward compatible with 2.5 V and 3.3 V logic thresholds.

The TS3A27518E allows any SD, SDIO, and multimedia card host controllers to expand out to multiple cards or peripherals because the SDIO interface consists of 6-bits: CMD, CLK, and Data[0:3] signals. This device will support other 6-bit interfaces such a qSPI. The TS3A27518E has two control pins that give additional flexibility to the user. For example, the ability to mux two different audio-video signals in equipment such as an LCD television, an LCD monitor, or a notebook docking station.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TS3A27518E	WQFN (24)	4.00 mm × 4.00 mm		
	TSSOP (24)	7.90 mm × 6.60 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Typical Application

Table of Contents

1 Features	
2 Applications	1
3 Description	
4 Revision History	
5 Pin Configuration and Functions	
6 Specifications	
6.1 Absolute Maximum Ratings	
6.2 ESD Ratings	
6.3 Recommended Operating Conditions	<mark>5</mark>
6.4 Thermal Information	<mark>6</mark>
6.5 Electrical Characteristics for 3.3-V Supply	<mark>6</mark>
6.6 Electrical Characteristics for 2.5-V Supply	<mark>8</mark>
6.7 Electrical Characteristics for 1.8-V Supply	<mark>9</mark>
6.8 Typical Characteristics	12
7 Parameter Measurement Information	1 <u>5</u>
8 Detailed Description	18
8.1 Overview	
8.2 Functional Block Diagram	

8.3 Feature Description	18
8.4 Device Functional Modes	18
9 Application and Implementation	. 19
9.1 Application Information	. 19
9.2 Typical Application	
10 Power Supply Recommendations	.21
11 Layout	.21
11.1 Layout Guidelines	. 21
11.2 Layout Example	. 21
12 Device and Documentation Support	.22
12.1 Documentation Support	. 22
12.2 Receiving Notification of Documentation Updates.	.22
12.3 Support Resources	. 22
12.4 Trademarks	.22
12.5 Electrostatic Discharge Caution	.22
12.6 Glossary	.22
13 Mechanical, Packaging, and Orderable	
Information	. 22

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision E (May 2019) to Revision F (December 2021)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Changed the maximum value for the digital input voltage From: V _{CC} To: 3.6 V	
•	Changed the unit for the r_{on} analog switch From: V To: Ω	
С	hanges from Revision D (May 2016) to Revision E (March 2019)	Page
•	Removed the BGA MICROSTAR JUNIOR (24) package from the data sheet	1
•	Changed the Typical Application	
•	Removed the BGA MICROSTAR JUNIOR (24) package	
•	Changed the Pin Configuration images.	
•	Removed Note: "The input and output voltage ratings" from the Absolute Maximum Ratings table	
•	Removed Note: "This value is limited to 5.5-V maximum" from the Absolute Maximum Ratings table	
•	Changed the Application Information section	
•	Added Figure 9-2	
С	hanges from Revision C (December 2015) to Revision D (May 2016)	Page
•	Updated Pin Functions table	1


Changes from Revision B (May 2009) to Revision C (December 2015)

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and
	Implementation section, Power Supply Recommendations section, Layout section, Device and
	Documentation Support section, and Mechanical, Packaging, and Orderable Information section

С	hanges from Revision A (March 2009) to Revision B (May 2009)	Page
•	Changed the data sheet From: Product Preview To: Production data	1

Page

5 Pin Configuration and Functions



Top View

TS3A27518E SCDS260F – MARCH 2009 – REVISED DECEMBER 2021

	Р	IN		I/O	DESCRIPTION
NAME	RTW	ZQS	PW	1/0	DESCRIPTION
COM1	1	A1	4	I/O	Common-signal path
COM2	3	B1	6	I/O	Common-signal path
COM3	4	C1	7	I/O	Common-signal path
COM4	6	D1	9	I/O	Common-signal path
COM5	7	E1	10	I/O	Common-signal path
COM6	9	D2	12	I/O	Common-signal path
EN	17	C4	20	1	Digital control to enable or disable all signal paths
GND	2	C3	5	_	Ground.
IN1	21	B4	24	1	Digital control to connect COM to NC or NO
IN2	11	D3	14	1	Digital control to connect COM to NC or NO
N.C.	24	A3	3	_	Not connected
NC1	23	B3	2	I/O	Normally closed-signal path
NC2	22	A2	1	I/O	Normally closed-signal path
NC3	20	A4	23	I/O	Normally closed-signal path
NC4	18	B5	21	I/O	Normally closed-signal path
NC5	16	C5	19	I/O	Normally closed-signal path
NC6	19	A5	22	I/O	Normally closed-signal path
NO1	8	E2	11	I/O	Normally open-signal path
NO2	10	E3	13	I/O	Normally open-signal path
NO3	12	E4	15	I/O	Normally open-signal path
NO4	14	D5	17	I/O	Normally open-signal path
NO5	15	D4	18	I/O	Normally open-signal path
NO6	13	E5	16	I/O	Normally open-signal path
V _{CC}	5	C2	8	_	Voltage supply

Table 5-1. Pin Functions

6 Specifications 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2)

			MIN	MAX	UNIT
V _{CC}	Supply voltage ⁽³⁾		-0.5	4.6	V
V _{NC} V _{NO} V _{COM}	Analog signal voltage ⁽³⁾		-0.5	4.6	V
Ι _Κ	Analog port diode current ⁽⁴⁾	$V_{\rm CC}$ < $V_{\rm NC}$, $V_{\rm NO}$, $V_{\rm COM}$ < 0	-50		mA
I _{NC} I _{NO} I _{COM}	ON-state switch current ⁽⁵⁾	V_{NC} , V_{NO} , V_{COM} = 0 to V_{CC}	-50	50	mA
VI	Digital input voltage ⁽³⁾		-0.5	4.6	V
I _{IK}	Digital input clamp current ⁽³⁾	V _{IO} < V _I < 0	-50		mA
I _{CC}	Continuous current through V_{CC}			100	mA
I _{GND}	Continuous current through GND		-100		mA
T _{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

(3) All voltages are with respect to ground, unless otherwise specified.

(4) Requires clamp diodes on analog port to V_{CC} .

(5) Pulse at 1-ms duration < 10% duty cycle.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2500	
V _{(I}	ESD)	Charged-device model (CDM), per JEDEC specification JESD22-C101 or ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage	V _{CC}	1.65	3.6	V
	V _{NC}			
Analog signal voltage	V _{NO}	0	3.6	V
	V _{COM}			
Digital input voltage	V ₁	0	3.6	V

6.4 Thermal Information

		TS3A27518E				
THERMAL METRIC ⁽¹⁾		PW (TSSOP)	RTW (WQFN)	ZQS (BGA MICROSTAR JUNIOR)	UNIT	
		24 PINS	24 PINS	24 PINS		
R _{0JA}	Junction-to-ambient thermal resistance	104	40.7	155.7	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	51.6	42.9	69.9	°C/W	
R _{θJB}	Junction-to-board thermal resistance	57.5	19.2	94.6	°C/W	
Ψ _{JT}	Junction-to-top characterization parameter	9.9	1	9	°C/W	
Ψјв	Junction-to-board characterization parameter	57.1	19.3	92.2	°C/W	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	_	8	—	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics for 3.3-V Supply

 V_{CC} = 3 V to 3.6 V, T_A = -40°C to +85°C (unless otherwise noted)

PA	ARAMETER		TEST	CONDITIONS		MIN	TYP	MAX	UNIT
ANALOG SW	ЛТСН								
V _{COM} , V _{NO} , V _{NC}	Analog signal voltage					0		3.6	V
			$0 \le (V_{NC} \text{ or } V_{NO})$	Switch ON,	T _A = 25°C		4.4	6.2	
r _{on}	ON-state resistance	V _{CC} = 3 V	$\leq V_{CC}$, I _{COM} = -32 mA	see Figure 7-1	T _A = -40°C to +85°C			7.6	Ω
	ON-state		$V_{\rm NC}$ or $V_{\rm NO}$ = 2.1	Switch ON,	T _A = 25°C		0.3	0.7	
∆r _{on}	resistance match between channels	V _{CC} = 3 V	V, I _{COM} = -32 mA	see Figure 7-1	T _A = -40°C to +85°C			0.8	Ω
	ON-state		$0 \le (V_{NC} \text{ or } V_{NO})$	Switch ON,	T _A = 25°C		0.95	2.1	-
r _{on(flat)}	resistance flatness	V _{CC} = 3 V	$\leq V_{CC}$, I _{COM} = -32 mA	see Figure 7-2	T _A = -40°C to +85°C			2.3	Ω
			$V_{\rm NC}$ or $V_{\rm NO}$ = 1 V.		T _A = 25°C	-0.5	0.05	0.5	
I _{NC(OFF)} , I _{NO(OFF)}		V _{CC} = 3.6 V	$V, \\ V_{COM} = 3 V, \\ or \\ V_{NC} or V_{NO} = 3 \\ V, \\ V_{COM} = 1 V$	Switch OFF, see Figure 7-2	T _A = -40°C to +85°C	-7		7	
	— NC, NO OFF leakage		$V_{\rm NC}$ or $V_{\rm NO}$ = 0		T _A = 25°C	-1	0.05	1	μΑ
Inc(pwroff), Ino(pwroff)	current	V _{CC} = 0 V			T _A = −40°C to +85°C	-12		12	
			$V_{\rm NC}$ or $V_{\rm NO}$ = 3		T _A = 25°C	-1	0.01	1	
I _{COM(OFF)}		V _{CC} = 3.6 V	V, V _{COM} = 1 V, or V _{NC} or V _{NO} = 1 V, V _{COM} = 3 V		T _A = -40°C to +85°C	-2		2	
	OFF leakage		$V_{\rm NC}$ or $V_{\rm NO}$ = 3.6	Switch OFF,	T _A = 25°C	-1	0.02	1	μA
ICOM(PWROFF)	OFF leakage current V_{NC} or V_{NO} = 3.6 V to 0, V_{COM} = 0 to 3.6 V ,Switch OFF, see Figure 7-2 V_{COM}	T _A = −40°C to +85°C	-12		1				

6.5 Electrical Characteristics for 3.3-V Supply (continued)

 V_{CC} = 3 V to 3.6 V, T_A = -40°C to +85°C (unless otherwise noted)

F	PARAMETER		TEST	CONDITIONS		MIN	MIN TYP MAX		
			$V_{\rm NC}$ or $V_{\rm NO}$ = 1		T _A = 25°C	-2.5	0.04	2.2	
NO(ON), NC(ON)	NC, NO ON leakage current	V _{CC} = 3.6 V	V, V_{COM} = open, or V_{NC} or V_{NO} = 3 V, V_{COM} = open	Switch ON, see Figure 7-3	T _A = −40°C to +85°C	-7		7	μA
			$V_{\rm NC}$ or $V_{\rm NO}$ =		T _A = 25°C	-2	0.03	2	
I _{COM(ON)}	COM ON leakage current	V _{CC} = 3.6 V	open, $V_{COM} = 1 V$, or V_{NC} or $V_{NO} =$ open, $V_{COM} = 3 V$	Switch ON, see Figure 7-3	T _A = -40°C to +85°C	-7		7	μA
DIGITAL CO	ONTROL INPUTS (IN1, IN	l2, EN) ⁽¹⁾							
VIH	Input logic high	V _{CC} = 3.6 V			T _A = -40°C to +85°C	1.2		3.6	V
V _{IL}	Input logic low	V _{CC} = 3.6 V			T _A = -40°C to +85°C	0		0.65	V
					T _A = 25°C	-0.1	0.05	0.1	
I _{IH} , I _{IL}	Input leakage current	V _{CC} = 3.6 V	$V_{I} = V_{CC} \text{ or } 0$		T _A = -40°C to +85°C	-2.5		2.5	μA
DYNAMIC		1	1						
	- <i>-</i>	V _{CC} = 3.3 V	V _{COM} = V _{CC} ,	C ₁ = 35 pF,	T _A = 25°C		18.1	59	
ON	Turnon time	V _{CC} = 3 V to 3.6 V	$R_L = 50 \Omega$	see Figure 7-5	T _A = -40°C to +85°C			60	ns
		V _{CC} = 3.3 V	V _{COM} = V _{CC} ,	C _L = 35 pF,	T _A = 25°C		25.4	60.6	
OFF	Turnoff time	V _{CC} = 3 V to 3.6 V	$R_L = 50 \Omega$	see Figure 7-5	T _A = -40°C to +85°C			61	ns
	Break-before-	V _{CC} = 3.3 V	$V_{NC} = V_{NO} =$	C _L = 35 pF,	T _A = 25°C	4	11.1	22.7	
ввм	make time	V _{CC} = 3 V to 3.6 V	V _{CC} /2, R _L = 50 Ω	see Figure 7-6	T _A = -40°C to +85°C			28	ns
Q _C	Charge injection	V _{CC} = 3.3 V	V _{GEN} = 0, R _{GEN} = 0	$C_L = 0.1 \text{ nF},$ see Figure 7-10	T _A = 25°C		0.81		рС
C _{NC(OFF)} , C _{NO(OFF)}	NC, NO OFF capacitance	V _{CC} = 3.3 V	V _{NC} or V _{NO} = V _{CC} or GND, Switch OFF	See Figure 7-4	T _A = 25°C		13		pF
C _{COM(OFF)}	COM OFF capacitance	V _{CC} = 3.3 V	V _{NC} or V _{NO} = V _{CC} or GND, Switch OFF	See Figure 7-4	T _A = −40°C to +85°C		8.5		pF
C _{NC(ON)} , C _{NO(ON)}	NC, NO ON capacitance	V _{CC} = 3.3 V	V_{NC} or V_{NO} = V_{CC} or GND, Switch OFF	See Figure 7-4			21.5		pF
C _{COM(ON)}	COM ON capacitance	V _{CC} = 3.3 V	$V_{COM} = V_{CC}$ or GND, Switch ON	See Figure 7-4			21.5		pF
Cı	Digital input capacitance	V _{CC} = 3.3 V	$V_{I} = V_{CC}$ or GND	See Figure 7-4			2		pF
BW	Bandwidth	V _{CC} = 3.3 V	R _L = 50 Ω,	Switch ON, see Figure 7-6			240		MHz
O _{ISO}	OFF isolation	V _{CC} = 3.3 V	R _L = 50 Ω, f = 10 MHz	Switch OFF, see Figure 7-8			-62		dB
X _{TALK}	Crosstalk	V _{CC} = 3.3 V	R _L = 50 Ω, f = 10 MHz	Switch ON, see Figure 7-9			-62		dB
X _{TALK(ADJ)}	Crosstalk adjacent	V _{CC} = 3.3 V	R _L = 50 Ω, f = 10 MHz	Switch ON, see Figure 7-9			-71		dB
THD	Total harmonic distortion	V _{CC} = 3.3 V	R _L = 600 Ω, C _L = 50 pF	f = 20 Hz to 20 kH see Figure 7-11	lz,		0.05%		

6.5 Electrical Characteristics for 3.3-V Supply (continued)

 V_{CC} = 3 V to 3.6 V, T_A = -40°C to +85°C (unless otherwise noted)

	PARAMETER		TEST	MIN				
SUPPLY								
					T _A = 25°C	0.04	0.3	
Icc	Positive supply current	V _{CC} = 3.6 V	$V_{I} = V_{CC} \text{ or } GND$	Switch ON or OFF	T _A = -40°C to +85°C		3	μA

(1) All unused digital inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See the TI application report, *Implications of Slow or Floating CMOS Inputs*, SCBA004.

6.6 Electrical Characteristics for 2.5-V Supply

 V_{CC} = 2.3 V to 2.7 V, T_A = -40°C to +85°C (unless otherwise noted)

PAR	PARAMETER TEST CONDITIONS						TYP	MAX	UNIT
ANALOG SV	ИТСН								
V _{COM} , V _{NO} , V _{NC}	Analog signal voltage					0		3.6	V
	ON-state		$0 \le (V_{NC} \text{ or } V_{NO}) \le V_{CC},$	Switch ON,	T _A = 25°C		5.5	9.6	
r _{on}	resistance	V _{CC} = 2.3 V	$I_{COM} = -32 \text{ mA}$	see Figure 7-1	T _A = -40°C to +85°C			11.5	Ω
	ON-state				T _A = 25°C		0.3	0.8	
Δr _{on}	resistance match between channels	V _{CC} = 2.3 V	V_{NC} or V_{NO} = 1.6 V, I_{COM} = -32 mA	Switch ON, see Figure 7-1	T _A = −40°C to +85°C			0.9	Ω
	ON-state		$0 \le (V_{NC} \text{ or } V_{NO}) \le V_{CC},$	Switch ON,	T _A = 25°C		0.91	2.2	
r _{on(flat)}	resistance flatness	V _{CC} = 2.3 V	$I_{COM} = -32 \text{ mA}$	see Figure 7-2	T _A = -40°C to +85°C			2.3	Ω
			V_{NC} or $V_{NO} = 0.5 V$,		T _A = 25°C	-0.3	0.04	0.3	
I _{NC(OFF)} , I _{NO(OFF)}	NC, NO	V _{CC} = 2.7 V	$V_{COM} = 2.3 V,$ or $V_{NC} \text{ or } V_{NO} = 2.3 V,$ $V_{COM} = 0.5 V$	Switch OFF,	T _A = −40°C to +85°C	-6		6	
	OFF leakage current		$V_{\rm NC}$ or $V_{\rm NO}$ = 0 to 2.7 V,	see Figure 7-2	T _A = 25°C	-0.6	0.02	0.6	μA
INC(PWROFF), INO(PWROFF)		V _{CC} = 0 V	$V_{COM} = 2.7 V \text{ to } 0,$ or $V_{NC} \text{ or } V_{NO} = 2.7 V \text{ to } 0,$ $V_{COM} = 0 \text{ to } 2.7 V$		T _A = -40°C to +85°C	-10		10	
			$V_{\rm NC}$ or $V_{\rm NO}$ = 0.5 V,		T _A = 25°C	-0.7	0.02	0.7	
I _{COM(OFF)}	COM	V _{CC} = 2.7 V	$V_{COM} = 2.3 V,$ or $V_{NC} \text{ or } V_{NO} = 2.3 V,$ $V_{COM} = 0.5 V$	Switch OFF,	T _A = -40°C to +85°C	-1		1	
	OFF leakage current		V_{NC} or V_{NO} = 2.7 V to 0,	see Figure 7-2	T _A = 25°C	-0.7	0.02	0.7	μA
I _{COM} (PWROFF)		V _{CC} = 0 V			T _A = -40°C to +85°C	-7.2		7.2	
I _{NO(ON)}	NC, NO		V _{NC} or V _{NO} = 0.5 V or	Switch ON,	T _A = 25°C	-2.1	0.03	2.1	
I _{NC(ON)}	ON leakage current	V _{CC} = 2.7 V	2.3 V, V _{COM} = open	see Figure 7-3	T _A = -40°C to +85°C	-6		6	μA
	0014		V_{NC} or V_{NO} = open,		T _A = 25°C	-2	0.02	2	
I _{COM(ON)}	COM ON leakage current	V _{CC} = 2.7 V	$V_{COM} = 0.5 V,$ or $V_{NC} \text{ or } V_{NO} = \text{ open},$ $V_{COM} = 2.3 V$	Switch ON, see Figure 7-3	T _A = −40°C to +85°C	-5.7		5.7	μA
DIGITAL CO	NTROL INPUTS	(IN1, IN2, EN)	(1)						
V _{IH}	Input logic high	V _{CC} = 2.7 V	$V_1 = V_{CC}$ or GND		T _A = −40°C to +85°C	1.15		3.6	V
VIL	Input logic low	V _{CC} = 2.7 V				0		0.55	V
	Input leakage				T _A = 25°C	-0.1	0.01	0.1	
I _{IH} , I _{IL}	current	V _{CC} = 2.7 V	$V_{I} = V_{CC} \text{ or } 0$		T _A = -40°C to +85°C	-2.1		2.1	μA

6.6 Electrical Characteristics for 2.5-V Supply (continued)

PAR	AMETER		TEST C	MIN	TYP	MAX	UNIT		
DYNAMIC									
		V _{CC} = 2.5 V			T _A = 25°C		17.2	36.8	
t _{ON}	Turnon time	V _{CC} = 2.3 V to 2.7 V	$V_{COM} = VCC,$ $R_{L} = 50 \Omega$	C _L = 35 pF, see Figure 7-5	T _A = -40°C to +85°C			42.5	ns
		V _{CC} = 2.5 V	V _{COM} = VCC,	$C_{L} = 35 \text{ pF},$ $T_{A} = 25^{\circ}\text{C}$			17.1	29.8	
t _{OFF}	Turnoff time	V _{CC} = 2.3 V to 2.7 V	$R_L = 50 \Omega$	see Figure 7-5	T _A = -40°C to +85°C			34.4	ns
	Break-before-	V _{CC} = 2.5 V	$V_{\rm ext} = V_{\rm ext} = V_{\rm ext}/2$	C ₁ = 35 pF,	T _A = 25°C	4.5	13	30	
t _{BBM}	make time	V _{CC} = 2.3 V to 2.7 V	$V_{\rm NC} = V_{\rm NO} = V_{\rm CC}/2,$ R _L = 50 Ω	see Figure 7-6	T _A = -40°C to +85°C			33.3	ns
Q _C	Charge injection	V _{CC} = 2.5 V	V _{GEN} = 0, R _{GEN} = 0	C _L = 0.1 nF, see Figure 7-10			0.47		рС
C _{NC(OFF)} , C _{NO(OFF)}	NC, NO OFF capacitance	V _{CC} = 2.5 V	V_{NC} or $V_{NO} = V_{CC}$ or GND, switch OFF	See Figure 7-4			13.5		pF
C _{COM(OFF)}	COM OFF capacitance	V _{CC} = 2.5 V	V_{NC} or $V_{NO} = V_{CC}$ or GND, switch OFF	See Figure 7-4	T _A = -40°C to +85°C		9		pF
C _{NC(ON)} , C _{NO(ON)}	NC, NO ON capacitance	V _{CC} = 2.5 V	V_{NC} or $V_{NO} = V_{CC}$ or GND, switch OFF	See Figure 7-4			22		pF
C _{COM(ON)}	COM ON capacitance	V _{CC} = 2.5 V	V _{COM} = V _{CC} or GND, switch ON	See Figure 7-4			22		pF
Cı	Digital input capacitance	V _{CC} = 2.5 V	V _I = V _{CC} or GND	See Figure 7-4			2		pF
BW	Bandwidth	V _{CC} = 2.5 V	R _L = 50 Ω	Switch ON, see Figure 7-6			240		MHz
O _{ISO}	OFF isolation	V _{CC} = 2.5 V	R _L = 50 Ω, f = 10 MHz	Switch OFF, see Figure 7-8			-62		dB
X _{TALK}	Crosstalk	V _{CC} = 2.5 V	R _L = 50 Ω, f = 10 MHz	Switch ON, see Figure 7-9			-62		dB
X _{TALK(ADJ)}	Crosstalk adjacent	V _{CC} = 2.5 V	R _L = 50 Ω, f = 10 MHz	Switch ON, see Figure 7-9			-71		dB
THD	Total harmonic distortion	V _{CC} = 2.5 V	R _L = 600 Ω, C _L = 50 pF	f = 20 Hz to 20 kHz, see Figure 7-11			0.06%		
SUPPLY									
	Positive				T _A = 25°C		0.01	0.1	
I _{CC}	supply current	V _{CC} = 2.7 V	$V_{I} = V_{CC}$ or GND	Switch ON or OFF	T _A = -40°C to +85°C			2	μA

 V_{CC} = 2.3 V to 2.7 V, T_A = -40°C to +85°C (unless otherwise noted)

(1) All unused digital inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.

6.7 Electrical Characteristics for 1.8-V Supply

 V_{CC} = 1.65 V to 1.95 V, T_A = -40°C to 85°C (unless otherwise noted)

		<u>, </u>	· ·	,					
PARA	METER		TEST	MIN	TYP	MAX	UNIT		
ANALOG SV	WITCH								
V _{COM} , V _{NO} , V _{NC}	Analog signal voltage					0		3.6	V
	ON-state		$0 \le (V_{NC} \text{ or } V_{NO}) \le$	Switch ON,	T _A = 25°C		7.1	14.4	
r _{on}	resistance	V _{CC} = 1.65 V	V _{CC} , I _{COM} = –32 mA	see Figure 7-1	$T_A = -40^{\circ}C$ to $+85^{\circ}C$			16.3	Ω

6.7 Electrical Characteristics for 1.8-V Supply (continued)

 V_{CC} = 1.65 V to 1.95 V, T_A = -40°C to 85°C (unless otherwise noted)

PARAI	METER		TEST	CONDITIONS		MIN	TYP	MAX	UNIT
∆r _{on}	ON-state resistance match between channels	V _{CC} = 1.65 V	V_{NC} or V_{NO} = 1.5 V, I _{COM} = -32 mA	Switch ON, see Figure 7-1	$T_{A} = 25^{\circ}C$ $T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$		0.3	1	Ω
r _{on(flat)}	ON-state resistance flatness	V _{CC} = 1.65 V	$\begin{array}{l} 0 \leq (V_{NC} \text{ or } V_{NO}) \leq \\ V_{CC}, \\ I_{COM} = -32 \text{ mA} \end{array}$	Switch ON, see Figure 7-2	$T_{A} = 25^{\circ}C$ $T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$		2.7	5.5 7.3	Ω
I _{NC(OFF)} , I _{NO(OFF)}		V _{CC} = 1.95 V	$\begin{array}{c} V_{NC} \text{ or } V_{NO} = 0.3 \text{ V}, \\ V_{COM} = 1.65 \text{ V}, \\ \text{ or } \\ V_{NC} \text{ or } V_{NO} = 1.65 \text{ V}, \\ V_{COM} = 0.3 \text{ V} \end{array}$		$T_{A} = 25^{\circ}C$ $T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$	-0.25 -5	0.03	0.25 5	μΑ
Inc(pwroff), Ino(pwroff)	NC, NO OFF leakage current	V _{CC} = 0 V	$\begin{array}{c} V_{NC} \text{ or } V_{NO} = 1.95 \text{ V} \\ \text{to } 0, \\ V_{COM} = 0 \text{ to } 1.95 \text{ V}, \\ \text{or} \\ V_{NC} \text{ or } V_{NO} = 0 \text{ to } \\ 1.95 \text{ V}, \\ V_{COM} = 1.95 \text{ V to } 0 \end{array}$	Switch OFF, see Figure 7-2	$T_{A} = 25^{\circ}C$ $T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$	-0.4	0.01	0.4	μΑ
ICOM(OFF)	COM	V _{CC} = 1.95 V	$\begin{array}{c} V_{NC} \text{ or } V_{NO} = 0.3 \text{ V}, \\ V_{COM} = 1.65 \text{ V}, \\ \text{ or } \\ V_{NC} \text{ or } V_{NO} = 1.65 \text{ V}, \\ V_{COM} = 0.3 \text{ V} \end{array}$		$T_{A} = 25^{\circ}C$ $T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$	-0.4 -0.9	0.02	0.4	μA
I _{COM} (PWROFF)	COM OFF leakage current	V _{CC} = 0 V	$\begin{array}{c} V_{COM} = 0.5 \ V \\ V_{NC} \ or \ V_{NO} = 1.95 \ V \\ to \ 0, \\ V_{COM} = 0 \ to \ 1.95 \ V, \\ or \\ V_{NC} \ or \ V_{NO} = 0 \ to \\ 1.95 \ V, \\ V_{COM} = 1.95 \ V \ to \ 0 \end{array}$	Switch OFF, see Figure 7-2	$T_{A} = 25^{\circ}C$ $T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$	-0.4	0.02	0.4	μΑ
Ino(on), Inc(on)	NC, NO ON leakage current	V _{CC} = 1.95 V	$V_{NC} \text{ or } V_{NO} = 0.3 \text{ V},$ $V_{COM} = \text{ open},$ or $V_{NC} \text{ or } V_{NO} = 1.65 \text{ V},$ $V_{COM} = \text{ open}$	Switch ON, see Figure 7-3	$T_{A} = 25^{\circ}C$ $T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$	-2 -5.2	0.02	2 5.2	μA
сом(ол)	COM ON leakage current	V _{CC} = 1.95 V	$ \begin{array}{l} V_{NC} \mbox{ or } V_{NO} = \mbox{ open}, \\ V_{COM} = 0.3 \ V, \\ \mbox{ or } \\ V_{NC} \mbox{ or } V_{NO} = \mbox{ open}, \\ V_{COM} = 1.65 \ V \end{array} $	Switch ON, see Figure 7-3	$T_{A} = 25^{\circ}C$ $T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$	-2 -5.2	0.02	2 5.2	μA
DIGITAL CON	NTROL INPUT	S (IN1, IN2, EN)	(1)						
V _{IH}	Input logic high	V _{CC} = 1.95 V	$V_{I} = V_{CC}$ or GND		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	1		3.6	V
VIL	Input logic low	V _{CC} = 1.95 V			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	0		0.4	V
_{IH} , I _{IL}	Input leakage current	V _{CC} = 1.95 V	$V_{I} = V_{CC} \text{ or } 0$		$T_{A} = 25^{\circ}C$ $T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$	-0.1 -2.1	0.01	0.1 2.1	μA
DYNAMIC									
	_	V _{CC} = 1.8 V	$V_{\rm COM} = V_{\rm CC}$	C _L = 35 pF,	T _A = 25°C		14.1	49.3	
ON	Turnon time	V _{CC} = 1.65 V to 1.95 V	$R_L = 50 \Omega$	see Figure 7-5	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			56.7	ns
OFF	Turnoff time	$V_{CC} = 1.8 V$ $V_{CC} = 1.65 V$ to 1.95 V	- V _{COM} = V _{CC} , R _L = 50 Ω	C _L = 35 pF, see Figure 7-5	$T_{A} = 25^{\circ}C$ $T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$		16.1	26.5 31.2	ns
t _{BBM}	Break- before- make time	$V_{CC} = 1.8 V$ $V_{CC} = 1.65 V$	$V_{\text{NC}} = V_{\text{NO}} = V_{\text{CC}}/2,$ $R_{\text{L}} = 50 \ \Omega$	C _L = 35 pF, see Figure 7-6	$T_{A} = 25^{\circ}C$ $T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$	5.3	18.4	58 58	ns
	Charge	to 1.95 V	$V_{GEN} = 0, \qquad C_L = 1 \text{ nF}, \\ R_{GEN} = 0 \qquad \text{see Figure 7-10}$						

1.5

6.7 Electrical Characteristics for 1.8-V Supply (continued)

PARA	METER		TEST	CONDITIONS		MIN	TYP	MAX	UNIT
C _{NC(OFF)} , C _{NO(OFF)}	NC, NO OFF capacitance	V _{CC} = 1.8 V	V_{NC} or $V_{NO} = V_{CC}$ or GND, switch OFF	See Figure 7-4			9		pF
C _{NC(ON)} , C _{NO(ON)}	NC, NO ON capacitance	V _{CC} = 1.8 V	V_{NC} or $V_{NO} = V_{CC}$ or GND, switch OFF	c ^{or} See Figure 7-4			22		pF
C _{COM(ON)}	COM ON capacitance	V _{CC} = 1.8 V	$V_{COM} = V_{CC}$ or GND, switch ON				22		pF
CI	Digital input capacitance	V _{CC} = 1.8 V	$V_{I} = V_{CC}$ or GND	See Figure 7-4			2		pF
BW	Bandwidth	V _{CC} = 1.8 V	R _L = 50 Ω	Switch ON, see Figure 7-6			240		MHz
O _{ISO}	OFF isolation	V _{CC} = 1.8 V	R _L = 50 Ω, f = 10 MHz	Switch OFF, see Figure 7-8			-60		dB
X _{TALK}	Crosstalk	V _{CC} = 1.8 V	R _L = 50 Ω, f = 10 MHz	Switch ON, see Figure 7-9			-60		dB
X _{TALK(ADJ)}	Crosstalk adjacent	V _{CC} = 1.8 V	R _L = 50 Ω, f = 10 MHz	Switch ON, see Figure 7-9			-71		dB
THD	Total harmonic distortion	V _{CC} = 1.8 V	R _L = 600 Ω, C _L = 50 pF	f = 20 Hz to 20 kHz, see Figure 7-11			0.1%		
SUPPLY					L. L.				
	Positive				T _A = 25°C		0.01	0.1	
I _{CC}	supply	V _{CC} = 1.95 V	$V_I = V_{CC}$ or GND	Switch ON or OFF	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$			15	μA


 V_{CC} = 1.65 V to 1.95 V, T_A = -40°C to 85°C (unless otherwise noted)


current

All unused digital inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, SCBA004. (1)

 $T_A = -40^{\circ}C$ to +85°C


6.8 Typical Characteristics





6.8 Typical Characteristics (continued)







7 Parameter Measurement Information


	DESCRIPTION
V _{COM}	Voltage at COM.
V _{NC}	Voltage at NC.
V _{NO}	Voltage at NO.
r _{on}	Resistance between COM and NC or NO ports when the channel is ON.
∆r _{on}	Difference of r _{on} between channels in a specific device.
r _{on(flat)}	Difference between the maximum and minimum value of r _{on} in a channel over the specified range of conditions.
I _{NC(OFF)}	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the OFF state.
I _{NC(ON)}	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the ON state and the output (COM) open.
I _{NO(OFF)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the OFF state.
I _{NO(ON)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the ON state and the output (COM) open.
I _{COM(OFF)}	Leakage current measured at the COM port, with the corresponding channel (COM to NC or NO) in the OFF state.
I _{COM(ON)}	Leakage current measured at the COM port, with the corresponding channel (COM to NC or NO) in the ON state and the output (NC or NO) open.
V _{IH}	Minimum input voltage for logic high for the control input (IN, $\overline{\sf EN}$).
V _{IL}	Maximum input voltage for logic low for the control input (IN, \overline{EN}).
VI	Voltage at the control input (IN, EN).
I _{IH} , I _{IL}	Leakage current measured at the control input (IN, EN).
t _{ON}	Turnon time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (NC or NO) signal when the switch is turning ON.
t _{OFF}	Turnoff time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (NC or NO) signal when the switch is turning OFF.
Q _C	Charge injection is a measurement of unwanted signal coupling from the control (IN) input to the analog (NC or NO) output. This is measured in coulomb (C) and measured by the total charge induced due to switching of the control input. Charge injection, $Q_C = C_L \times \Delta V_{COM}$, C_L is the load capacitance, and ΔV_{COM} is the change in analog output voltage.
C _{NC(OFF)}	Capacitance at the NC port when the corresponding channel (NC to COM) is OFF.
C _{NC(ON)}	Capacitance at the NC port when the corresponding channel (NC to COM) is ON.
C _{NO(OFF)}	Capacitance at the NC port when the corresponding channel (NO to COM) is OFF.
C _{NO(ON)}	Capacitance at the NC port when the corresponding channel (NO to COM) is ON.
C _{COM(OFF)}	Capacitance at the COM port when the corresponding channel (COM to NC) is OFF.
C _{COM(ON)}	Capacitance at the COM port when the corresponding channel (COM to NC) is ON.
CI	Capacitance of control input (IN, EN).
O _{ISO}	OFF isolation of the switch is a measurement of OFF-state switch impedance. This is measured in dB in a specific frequency, with the corresponding channel (NC to COM) in the OFF state.
X _{TALK}	Crosstalk is a measurement of unwanted signal coupling from an ON channel to an OFF channel (NC1 to NO1). Adjacent crosstalk is a measure of unwanted signal coupling from an ON channel to an adjacent ON channel (NC1 to NC2). This is measured in a specific frequency and in dB.
BW	Bandwidth of the switch. This is the frequency in which the gain of an ON channel is –3 dB below the DC gain.
THD	Total harmonic distortion describes the signal distortion caused by the analog switch. This is defined as the ratio of root mean square (RMS) value of the second, third, and higher harmonic to the absolute magnitude of the fundamental harmonic.
I _{CC}	Static power-supply current with the control (IN) pin at V_{CC} or GND.


Table 7-1. Parameter Description











All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_0 = 50 Ω , t_r < 5 ns, t_f < 5 ns. C_L includes probe and jig capacitance.

Figure 7-5. Turnon (t_{ON}) and Turnoff Time (t_{OFF})




Figure 7-7. Bandwidth (BW)





Figure 7-9. Crosstalk (X_{TALK})



OFF-State Leakage Current Channel OFF

Figure 7-2. OFF-State Leakage Current ($I_{COM(OFF)}$, $I_{NC(OFF)}$, $I_{COM(PWROFF)}$, $I_{NC(PWROFF)}$)






Figure 7-4. Capacitance (C_I, C_{COM(OFF)}, C_{COM(ON)}, C_{NC(OFF)}, C_{NC(ON)})




C_L includes probe and jig capacitance.

All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω , t_r < 5 ns, t_f < 5 ns.

Figure 7-6. Break-Before-Make Time (t_{BBM})








All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r < 5 ns, t_f < 5 ns. C_L includes probe and jig capacitance.

Figure 7-10. Charge Injection (Q_C)



 $\ensuremath{\mathsf{C}}_{\ensuremath{\mathsf{L}}}$ includes probe and jig capacitance.


Figure 7-11. Total Harmonic Distortion (THD)

8 Detailed Description

8.1 Overview

The TS3A27518E is a bidirectional, 6-channel, 1:2 multiplexer-demultiplexer designed to operate from 1.65 V to 3.6 V. This device can handle both digital and analog signals, and can transmit signals up to V_{CC} in either direction. The TS3A27518E has two control pins, each controlling three 1:2 muxes at the same time, and an enable pin that puts all outputs in high-impedance mode. The control pins are compatible with 1.8-V logic thresholds and are backward compatible with 2.5-V and 3.3-V logic thresholds.

8.2 Functional Block Diagram



8.3 Feature Description

The isolation in power-down mode, V_{CC} = 0 feature places all switch paths in high-impedance state (High-Z) when the supply voltage equals 0 V.

8.4 Device Functional Modes

The TS3A27518E is a bidirectional device that has two sets of three single-pole double-throw switches. Two digital signals control the 6 channels of the switch; one digital control for each set of three single-pole, double-throw switches. Digital input pin IN1 controls switches 1, 2, and 3, while pin IN2 controls switches 4, 5, and 6.

The TS3A27518 has an EN pin that when set to logic high, it places all channels into a high-impedance or HIGH-Z state. Table 8-1 lists the functions of TS3A27518E.

	Table 8-1. Function Table												
EN	IN1	IN2	NC1/2/3 TO COM1/2/3, COM1/2/3 TO NC1/2/3	NC4/5/6 TO COM4/5/6, COM4/5/6 TO NC4/5/6	NO1/2/3 TO COM1/2/3, COM1/2/3 TO NO1/2/3	NO4/5/6 TO COM4/5/6, COM4/5/6 TO NO4/5/6							
н	Х	Х	OFF	OFF	OFF	OFF							
L	L	L	ON	ON	OFF	OFF							
L	Н	L	OFF	ON	ON	OFF							
L	L	Н	ON	OFF	OFF	ON							
L	Н	Н	OFF	OFF	ON	ON							

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The switches are bidirectional, so the NO, NC, and COM pins can be used as either inputs or outputs. This functionality allows port expansion to support many different types of bidirectional signal inferfaces such as SD, SDIO, GPIO, MMC, and qSPI.

9.2 Typical Application




Figure 9-1. SDIO Expander Application Block Diagram

TS3A27518E SCDS260F – MARCH 2009 – REVISED DECEMBER 2021




Figure 9-2. qSPI Expander Application Block Diagram

9.2.1 Design Requirement

Ensure that all of the signals passing through the switch are within the recommended operating ranges to ensure proper performance, see *Section 6.3*.

9.2.2 Detailed Design Procedure

The TS3A27518E can be properly operated without any external components. However, TI recommends connecting unused pins to the ground through a $50-\Omega$ resistor to prevent signal reflections back into the device. TI also recommends that the digital control pins (INX) be pulled up to V_{CC} or down to GND to avoid undesired switch positions that could result from the floating pin. Refer to the *Enabling SPI-Based Flash Memory Expansion by Using Multiplexers* application brief for more information on using switches and multiplexers for SPI protocol expansion.

For the RTW package, connect the thermal pad to ground.

9.2.3 Application Curve




Figure 9-3. ON-State Resistance vs COM Voltage (V_{CC} = 3 V)

10 Power Supply Recommendations

TI recommends proper power-supply sequencing for all CMOS devices. Do not exceed the absolute maximum ratings, because stresses beyond the listed ratings can cause permanent damage to the device. Always sequence V_{CC} on first, followed by NO, NC, or COM. Although it is not required, power-supply bypassing improves noise margin and prevents switching noise propagation from the V_{CC} supply to other components. A 0.1- μ F capacitor is adequate for most applications, if connected from V_{CC} to GND.

11 Layout

11.1 Layout Guidelines

To ensure reliability of the device, TI recommends following these common printed-circuit board layout guidelines:

- Bypass capacitors should be used on power supplies, and should be placed as close as possible to the V_{CC} pin
- · Short trace-lengths should be used to avoid excessive loading
- For the RTW package, connect the thermal pad to ground

11.2 Layout Example




Figure 11-1. WQFN Layout Recommendation

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

• Texas Instruments, Enabling SPI-Based Flash Memory Expansion by Using Multiplexers application brief

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TS3A27518EPWR	ACTIVE	TSSOP	PW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YL518E	Samples
TS3A27518ERTWR	ACTIVE	WQFN	RTW	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YL518E	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


3-Jun-2022

TAPE AND REEL INFORMATION






QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3A27518EPWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
TS3A27518ERTWR	WQFN	RTW	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3A27518EPWR	TSSOP	PW	24	2000	356.0	356.0	35.0
TS3A27518ERTWR	WQFN	RTW	24	3000	356.0	356.0	35.0

RTW 24


4 x 4, 0.5 mm pitch

GENERIC PACKAGE VIEW

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




RTW0024B

PACKAGE OUTLINE

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.

RTW0024B

EXAMPLE BOARD LAYOUT

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)


3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

RTW0024B

EXAMPLE STENCIL DESIGN

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


PW0024A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.

PW0024A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

PW0024A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{9.} Board assembly site may have different recommendations for stencil design.