MP2259 1A, 16V, 1.4MHz Step-Down Converter

DESCRIPTION

The MP2259 is a monolithic integrated stepdown switch mode converter with an internal power MOSFET. It achieves 1A continuous output current over a wide input supply range with excellent load and line regulation.

Current mode operation provides fast transient response and eases loop stabilization.

Fault condition protection includes cycle-by-cycle current limiting and thermal shutdown.

The MP2259 requires a minimum number of readily available standard external components. The MP2259 is available in TSOT23-6 and SOT23-6 packages.

FEATURES


- 1A Output Current
- 0.5Ω Internal Power MOSFET Switch
- Stable with Low ESR Output Ceramic Capacitors
- Up to 92% Efficiency
- 0.1µA Shutdown Mode
- Fixed 1.4MHz Frequency
- Thermal Shutdown
- Cycle-by-Cycle Over Current Protection
- Wide 4.5V to 16V Operating Input Range
- Output Adjustable from 0.81V to 14V
- Available in TSOT23-6 and SOT23-6 Packages


APPLICATIONS

- Hand Disk Drive
- xDSL Modems Cable
- Set-Top Box

For MPS green status, please visit MPS website under Quality Assurance "MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION





ORDERING INFORMATION

Part Number	Package	Top Marking	Temperature	
MP2259DJ*	TSOT23-6 J9 -4		–40°C to +85°C	
Part Number	Package	Top Marking	Temperature	
MP2259DT**	SOT23-6	K1	–40°C to +85°C	


* For Tape & Reel, add suffix –Z (eg. MP2259DJ–Z);

For RoHS compliant packaging, add suffix -LF. (eg. MP2259DJ-LF-Z)

* * For Tape & Reel, add suffix -Z (eg. MP2259DT-Z);

For RoHS compliant packaging, add suffix –LF (eg. MP2259DT–LF–Z)

PACKAGE REFERENCE



ABSOLUTE MAXIMUM RATINGS (1)

Supply Voltage V _{IN}	20V
V _{SW}	
V _{BS}	V _{SW} + 6V
All Other Pins	–0.3V to +6V
Continuous Power Dissipation	$(T_A = +25^{\circ}C)^{(2)}$
TSOT23-6	0.57W
SOT23-6	0.57W
Junction Temperature	150°C
Lead Temperature	260°C
Storage Temperature	

Recommended Operating Conditions ⁽³⁾

Supply Voltage V _{IN}	4.5V to 16V
Output Voltage Vout	0.81 to 14V
Maximum Junction Temp. (T _J)	+125°C

Thermal Resistance ⁽⁴⁾ *θ_{JA} θ_{JC}* TSOT23-6......220.... 110.. °C/W

	-	-	-
SOT23-6	220	110	°C/W

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T_J(MAX), the junction-to-ambient thermal resistance θ_{JA}, and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D(MAX)=(T_J(MAX)-T_A)/ θ_{JA}. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7 4-layer PCB.

ELECTRICAL CHARACTERISTICS

 V_{IN} = 12V, T_A = +25°C, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
Feedback Voltage	V_{FB}	$4.5V \leq V_{IN} \leq 16V$	0.790	0.810	0.830	V
Feedback Current	I	V _{FB} = 0.8V		10		nA
	I _{FB}	V _{FB} = 2V		2		μA
Switch-On Resistance	R _{DS(ON)}			0.5		Ω
Switch Leakage		V_{EN} = 0V, V_{SW} = 0V			10	μA
Current Limit ⁽⁵⁾				1.8		А
Oscillator Frequency	f _{SW}	V _{FB} = 0.6V		1.4		MHz
Fold-back Frequency		V _{FB} = 0V		460		KHz
Maximum Duty Cycle		V _{FB} = 0.6V		85		%
Minimum On-Time	t _{on}			100		ns
Under Voltage Lockout Threshold Rising			2.5	2.8	3.1	V
Under Voltage Lockout Threshold Hysteresis				200		mV
EN Input Low Voltage					0.4	V
En Input High Voltage			1.2			V
EN Input Current		$V_{EN} = 5V$	3		7	μA
		$V_{EN} = 0V$	-1		1	μΛ
Supply Current (Shutdown)		$V_{EN} = 0V$		0.1		μA
Supply Current (Quiescent)		V _{EN} = 2V, V _{FB} = 1V			1.0	mA
Thermal Shutdown				150		°C

Note:


5) Slope compensation changes current limit above 40% duty cycle.

PIN FUNCTIONS

Pin #	Name	Description
1	BST	Bootstrap. This capacitor is needed to drive the power switch's gate above the supply voltage. It is connected between SW and BS pins to form a floating supply across the power switch driver.
2	GND	Ground. This pin is the voltage reference for the regulated output voltage. For this reason care must be taken in its layout. This node should be placed outside of the D1 to C1 ground path to prevent switching current spikes from inducing voltage noise into the part.
3	FB	Feedback. An external resistor divider from the output to GND, tapped to the FB pin sets the output voltage. To prevent current limit run away during a short circuit fault condition the frequency foldback comparator lowers the oscillator frequency when the FB voltage is below 250mV.
4	EN	On/Off Control Input. Pull above 1.2V to turn the device on.
5	IN	Supply Voltage. The MP2259 operates from a +4.5V to +16V unregulated input. C1 is needed to prevent large voltage spikes from appearing at the input.
6	SW	Switch Output.

TYPICAL PERFORMANCE CHARACTERISTICS

 V_{IN} = 12V, V_{OUT} = 3.3V, L = 4.7µH, C1 = 10µF, C2 = 22µF, T_A = +25°C, unless otherwise noted.



OPERATION

The MP2259 is a current mode buck regulator. with EA output voltage proportional to the peak inductor current.

At the beginning of a cycle, M1 is off. The EA output voltage is higher than the current sense amplifier output, and the current comparator's output is low. The rising edge of the 1.4MHz CLK signal sets the RS Flip-Flop. Its output turns on M1 then connects the SW pin and inductor to the input supply.

The increasing inductor current is sensed and amplified by the Current Sense Amplifier. Ramp compensation is summed to Current Sense Amplifier output and compared to the Error Amplifier output by the PWM Comparator. When the sum of the Current Sense Amplifier output and the Slope Compensation signal exceeds the EA output voltage, the RS Flip-Flop is reset and M1 is turned off. The external Schottky rectifier diode (D1) conducts the inductor current. If the sum of the Current Sense Amplifier output and the Slope Compensation signal does not exceed the EA output for a whole cycle, then the falling edge of the CLK resets the Flip-Flop.

The output of the Error Amplifier integrates the voltage difference between the feedback and the 0.8V bandgap reference. The polarity is such that a FB pin voltage lower than 0.8V increases the EA output voltage. Since the EA output voltage is proportional to the peak inductor current, an increase in its voltage increases current delivered to the output.




Figure 1—Functional Block Diagram

APPLICATION INFORMATION

Setting the Output Voltage

The external resistor divider is used to set the output voltage (see the schematic on front page). The feedback resistor R1 also sets the feedback loop bandwidth with the internal compensation capacitor (see Figure 1). R2 can be determined by:

$$R2 = \frac{R1}{\frac{V_{OUT}}{0.81V} - 1}$$

Table 1—Resistor Selection for Common Output Voltages

V _{OUT} (V)	R1 (kΩ)	R2 (kΩ)
1.8	80.6 (1%)	64.9 (1%)
2.5	49.9 (1%)	23.7 (1%)
3.3	49.9 (1%)	16.2 (1%)
5	49.9 (1%)	9.53 (1%)

Selecting the Inductor

A 1 μ H to 10 μ H inductor is recommended for most applications. For highest efficiency, the inductor's DC resistance should be less than 200m Ω . For most designs, the required inductance value can be derived from the following equation:

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_L \times f_{OSC}}$$

Where ΔI_{L} is the inductor ripple current.

Choose an inductor with a rating current higher than the maximum load current. The maximum inductor peak current can be calculated from:

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_{L}}{2}$$

Under light load conditions below 100mA, a larger inductance is recommended for improved efficiency.

Selecting the Input Capacitor

The input capacitor (C1) reduces the surge current drawn from the input and the switching noise from the device. The input capacitor impedance at the switching frequency should be less than the input source impedance to prevent high frequency switching current from passing through the input. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. For most applications, a 4.7μ F capacitor is sufficient.

Selecting the Output Capacitor

The output capacitor (C2) keeps output voltage ripple small and ensures loop stability. The output capacitor impedance should be low at the switching frequency. Ceramic capacitors with X5R or X7R dielectrics are recommended for their low ESR characteristics. A 10μ F~ 22μ F capacitor is good for most applications.

PCB Layout Guide

PCB layout is very important to achieve stable operation. Please follow these guidelines and take Figure2 for references.

- 1) Keep the path of switching current short and minimize the loop area formed by Input cap, high-side MOSFET and schottky diode.
- 2) Keep the connection of schottky diode between SW pin and input power ground as short and wide as possible.
- Ensure all feedback connections are short and direct. Place the feedback resistors and compensation components as close to the chip as possible.
- 4) Route SW away from sensitive analog areas such as FB.
- 5) Connect IN, SW, and especially GND respectively to a large copper area to cool the chip to improve thermal performance and long-term reliability. For single layer, do not solder exposed pad of the IC.




Figure2—PCB Layout

External Bootstrap Diode

An external bootstrap diode may enhance the efficiency of the regulator, the applicable conditions of external BST diode are:

- V_{OUT}=5V or 3.3V; and
- Duty cycle is high: $D = \frac{V_{OUT}}{V_{IN}} > 65\%$

In these cases, an external BST diode is recommended from the output of the voltage regulator to BST pin, as shown in Fig.3





Figure 3—Add Optional External Bootstrap **Diode to Enhance Efficiency**


The recommended external BST diode is IN4148, and the BST cap is $0.1 \sim 1 \mu F$.

PACKAGE INFORMATION




TSOT23-6







RECOMMENDED LAND PATTERN



FRONT VIEW








SEE DETAIL "A"


SIDE VIEW


NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH PROTRUSION OR GATE BURR
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH **OR PROTRUSION.**
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE0.10 MILLIMETERS MAX
- 5) DRAWING CONFORMS TO JEDEC MO193, VARIATION AB. 6) DRAWING IS NOT TO SCALE
- 7) PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK FROM LEFT TO RIGHT, (SEE EXAMPLE TOP MARK)




TOP VIEW










D殖TAIL





NOTE:

1) ALL DIMENSIONS ARE IN MILLIMETERS

SEE DETAIL "A"

- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH PROTRUSION OR GATE BURR
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
- 4) LEAD COPLANARITY(BOTTOM OF LEADS AFTER FORMING SHALL BE0.10 MILLIMETERS MAX
- 5) DRAWING CONFORMS TO JEDEC MO193, VARIATION AB.
- 6) DRAWING IS NOT TO SCALE
- 7) PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK FROM LEFT TO RIGHT, (SEE EXAMPLE TOP MARK)

