# 3.5-V TO 28-V INPUT VOLTAGE, 1.7-A OUTPUT CURRENT, NON-SYNCHRONOUS STEP-DOWN REGULATOR WITH INTEGRATED MOSFET

Check for Samples: TPS5402

# FEATURES

- 3.5-V to 28-V Wide Input Voltage Range
- Up to 1.7-A Maximum Continuous Output Loading Current
- Pulse Skipping Mode to Achieve High Light Load Efficiency
- High Light Load Efficiency
- Frequency Spread Spectrum to Reduce EMI
- Adjustable 50-kHz to 1.1-MHz Switching Frequency Set by an External Resistor (Leave pin ROSC floating. Set frequency to 120 kHz and ground connection to 70 kHz)
- Frequency Spread Spectrum to Ease EMI Issue
- Peak Current-Mode Control
- Cycle-by-Cycle Over Current Protection
- External Soft Start
- Available in SOIC8 Package

# DESCRIPTION

The TPS5402 is a monolithic non-synchronous buck regulator with wide operating input voltage range from 3.5 V to 28 V. Current mode control with internal slope compensation is implemented to reduce component count.

TPS5402 also features a light load pulse skipping mode, which allows for a power loss reduction from the input power supply to the system at light loading.

The switching frequency of the converters can be set from 50 kHz to 1.1 MHz with an external resistor. Frequency spread spectrum operation is introduced for EMI reduction.

A cycle-by-cycle current limit with frequency fold back protects the IC at over loading condition.


## **APPLICATIONS**

- 5-V, 9-V, 12-V and 24-V Distributed Power Systems
- Consumer Applications Such as Home Appliances, Set-Top Boxes, CPE Equipment, LCD Displays, Peripherals, and Battery Chargers
- Industrial and Car Entertainment Power Supplies


#### SLVSBK4-SEPTEMBER 2012


This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



#### FUNCTIONAL BLOCK DIAGRAM






#### **ORDERING INFORMATION**<sup>(1)</sup>

T <sub>A</sub>	PACKAGE <sup>(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
-40°C to 85°C	8-pin SOIC (D)	TPS5402DR	TPS5402		

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

#### **PIN OUT**



#### **TERMINAL FUNCTIONS**

NAME	NO.	DESCRIPTION
BOOT	1	A 0.1-µF bootstrap capacitor is required between BOOT and LX.
VIN	2	Input supply voltage, 3.5 V to 28 V
ROSC	3	Switching frequency program pin. Connect a resistor to this pin to set the switching frequency. Connect the pin to ground for a default 70-kHz switching frequency. Leave the pin open for 120-kHz switching frequency.
SS	4	Soft start pin. An external capacitor connected to this pin sets the output rise time.
VSENSE	5	Output voltage feedback pin
COMP	6	Error amplifier output and input to the PWM comparator. Connect frequency compensation components to this pin.
GND	7	Ground
LX	8	Switching node to external inductor

#### ABSOLUTE MAXIMUM RATINGS (1)

over operating free-air temperature range (unless otherwise noted)

	Voltage range at VIN, LX	-0.3 to 30	V
	Voltage range at LX (maximum withstand voltage transient < 20 ns)	–5 to 30	V
	Voltage from BOOT to LX	–0.3 to 7	V
	Voltage at VSENSE	–0.3 to 7	V
	Voltage at SS	–0.3 to 3	V
	Voltage at ROSC	–0.3 to 3	V
	Voltage at COMP	–0.3 to 3	V
	Voltage at GND	-0.3 to 0.3	V
TJ	Operating junction temperature range	-40 to 125	°C
T <sub>STG</sub>	Storage temperature range	-55 to 150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
VIN	Input operating voltage	3.5	28	V
T <sub>A</sub>	Ambient temperature	-40	85	°C

#### THERMAL INFORMATION

		TPS5402	
	THERMAL METRIC <sup>(1)</sup>	D	UNITS
		8 PINS	
θ <sub>JA</sub>	Junction-to-ambient thermal resistance <sup>(2)</sup>	116.7	
θ <sub>JCtop</sub>	Junction-to-case (top) thermal resistance <sup>(3)</sup>	62.4	
$\theta_{JB}$	Junction-to-board thermal resistance <sup>(4)</sup>	57.0	°C/W
ΨJT	Junction-to-top characterization parameter <sup>(5)</sup>	14.5	°C/VV
Ψјв	Junction-to-board characterization parameter <sup>(6)</sup>	56.5	
θ <sub>JCbot</sub>	Junction-to-case (bottom) thermal resistance <sup>(7)</sup>	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(5) The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).

(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

# **ELECTRICAL CHARACTERISTICS**

 $T_A = -40^{\circ}C$  to 125°C,  $V_{IN} = 12$  V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT SUPP	PLY					
V <sub>IN</sub>	Input Voltage range		3.5		28	V
IDD <sub>Q_nsw</sub>	Non switching quiescent power supply current	V <sub>SENSE</sub> > 0.9 V		100		μA
UVLO		Rising V <sub>IN</sub>		3.5		V
UVLO V <sub>IN</sub> under voltage lockout		Hysteresis		200		mV
FEEDBACK	AND ERROR AMPLIFIER					
V <sub>SENSE</sub> Regulated output voltage		V <sub>IN</sub> = 12 V	0.776	0.8	0.824	V
$G_{m\_EA}$	Error amplifier trans-conductance	-2 $\mu$ A < I <sub>COMP</sub> < 2 $\mu$ A, V <sub>COMP</sub> = 1 V		92		μs
l <sub>gm</sub>	Error amplifier source/sink current	V <sub>COMP</sub> = 1 V, 100 mV overdrive		±7		μA
G <sub>m_SRC</sub>	COMP voltage to inductor current Gm	V <sub>IN</sub> = 12 V		9		A/V
	AND SOFT-START					
I <sub>th</sub>	Pulse skipping mode switch current threshold			300		mA
I <sub>SS</sub>	Charge current			2		μA
OSCILLATO	R				1	
f <sub>SW BK</sub>	Switching frequency range	Set by external resistor ROSC	50		1100	kHz
		ROSC = GND		70		
f <sub>SW</sub>	Programmable frequency	ROSC = OPEN		120		kHz
		ROSC = 85.5 kΩ		300		
f <sub>jitter</sub>	Frequency spread spectrum in percentage of f <sub>SW</sub>	V <sub>IN</sub> = 12 V		±6		%
f <sub>swing</sub>	Jittering swing frequency in percentage of f <sub>SW</sub>	V <sub>IN</sub> = 12 V		1/512		
t <sub>min_on</sub>	Minimum on time	V <sub>IN</sub> = 12 V, T <sub>A</sub> = 25°C		200		ns
D <sub>max</sub>	Maximum duty ratio	V <sub>IN</sub> = 12 V		93		%
CURRENT L	IMIT				1	
I <sub>LIMIT</sub>	Peak inductor current limit	V <sub>IN</sub> = 12 V	2.2	2.5	3.1	А
MOSFET ON	I-RESISTANCE				1	
R <sub>dson_HS</sub>	On resistance of high side FET	V <sub>IN</sub> = 12 V		120	240	mΩ
THERMAL S	HUTDOWN	+ + +				
T <sub>TRIP</sub>	Thermal protection trip point	Rising temperature		165		°C

#### SLVSBK4-SEPTEMBER 2012





Figure 5. Startup

2-A Preset Loading

Figure 6. Steady State I<sub>O</sub> = 2 A

SLVSBK4-SEPTEMBER 2012

# Vin Ū Vout LX IL 4.00μs 250MS/s □ \ 11 Jul 2012 0 +∞4.40000μs 10k points 152mA 14:07:10 10.0 \








Figure 9. Short Circuit Protection








Figure 10. Short Circuit Recovery

# **TYPICAL CHARACTERISTICS (continued)**

 $T_{A}$  = 25°C,  $V_{IN}$  = 12 V,  $V_{OUT}$  = 3.3 V,  $f_{SW}$  = 120 kHz (unless otherwise noted)

#### OVERVIEW

The TPS5402 is a 28-V, 1.7-A, step-down (buck) converter with an integrated high-side N-channel MOSFET. To improve performance during line and load transients, the device implements a constant frequency, current mode control which reduces output capacitance and simplifies external frequency compensation design.

The TPS5402's switching frequency is adjustable with an external resistor or fixed by connecting the frequency program pin to GND or leaving it unconnected.

The TPS5402 starts switching at  $V_{IN}$  equal to 3.5 V. The operating current is 100 µA typically when not switching and under no load. When the device is disabled, the supply current is 1 µA typically.

The integrated 120-m $\Omega$  high-side MOSFET allows for high efficiency power supply designs with continuous output currents up to 1.7 A.


The TPS5402 reduces the external component count by integrating the boot recharge diode. The bias voltage for the integrated high-side MOSFET is supplied by an external capacitor on the BOOT to PH pins. The boot capacitor voltage is monitored by an UVLO circuit and will turn the high-side MOSFET off when the voltage falls below a preset threshold of 2.1 V typically.


By adding an external capacitor, the slow start time of the TPS5402 can be adjustable which enables flexible output filter selection. To improve the efficiency at light load conditions, the TPS5402 enters a special pulse skipping mode when the peak inductor current drops below 300 mA typically. The frequency foldback reduces the switching frequency during startup and over current conditions to help control the inductor current. The thermal shut down gives the additional protection under fault conditions.

#### DETAILED DESCRIPTION

#### Adjustable Frequency PWM Control

The TPS5402 uses an external resistor to adjust the switching frequency. Connecting the ROSC pin to ground fixes the switching frequency at 70 kHz, leaving it open gives 120-kHz switching frequency.





 $R_{OSC}(k\Omega) = 21.82 \cdot f_{SW}^{-1.167}$ 

For operation at 300 kHz, an 85.5-k $\Omega$  resistor is required.

(1)

#### **Pulse Skipping Mode**

The TPS5402 is designed to operate in pulse skipping mode at light load currents to boost light load efficiency. When the peak inductor current is lower than 300 mA typically, the COMP pin voltage falls to 0.5 V typically and the device enters pulse skipping mode. When the device is in pulse skipping mode, the COMP pin voltage is clamped at 0.5 V internally which prevents the high side integrated MOSFET from switching. The peak inductor current must rise above 300 mA for the COMP pin voltage to rise above 0.5 V and exit pulse skipping mode. Since the integrated current comparator catches the peak inductor current only, the average load current entering pulse skipping mode varies with the applications and external output filters.

## Voltage Reference (V<sub>SENSE</sub>)

The voltage reference system produces a  $\pm$ 3% accuracy voltage reference by scaling the output of a temperature stable bandgap circuit. The typical voltage reference is designed at 0.8 V.

## Bootstrap Voltage (BOOT)

The TPS5402 has an integrated boot regulator and requires a  $0.1-\mu$ F ceramic capacitor between the BOOT and LX pins to provide the gate drive voltage for the high-side MOSFET. A ceramic capacitor with an X7R or X5R grade dielectric is recommended because of the stable characteristics over temperature and voltage. To improve drop out, the TPS5402 is designed to operate at 100% duty cycle as long as the BOOT to LX pin voltage is greater than 2.1 V typically.

#### **Programmable Slow Start Using SS Pin**

It is recommended to program the slow start time externally because no slow start time is implemented internally. The TPS5402 effectively uses the lower voltage of the internal voltage reference or the SS pin voltage as the power supply's reference voltage fed into the error amplifier and will regulate the output accordingly. A capacitor ( $C_{SS}$ ) on the SS pin to ground implements a slow start time. The TPS5402 has an internal pull-up current source of 2 µA that charges the external slow start capacitor. The equation for the slow start time (10% to 90%) is shown in Equation 2. The internal V<sub>ref</sub> is 0.8 V and the I<sub>SS</sub> current is 2 µA.

$$t_{ss}(ms) = \frac{C_{ss}(nF) \times V_{ref}(V)}{I_{ss}(\mu A)}$$

(2)

The slow start time should be set between 1 ms to 10 ms to ensure good start-up behavior. The slow start capacitor should be no more than 27 nF.

If during normal operation, the input voltage drops below the VIN UVLO threshold, or a thermal shutdown event occurs, the TPS5402 stops switching.

## **Error Amplifier**

The TPS5402 has a transconductance amplifier for the error amplifier. The error amplifier compares the VSENSE voltage to the internal effective voltage reference presented at the input of the error amplifier. The transconductance of the error amplifier is 92  $\mu$ A/V during normal operation. Frequency compensation components are connected between the COMP pin and ground.

#### Slope Compensation

To prevent the sub-harmonic oscillations when operating the device at duty cycles greater than 50%, the TPS5402 adds a built-in slope compensation which is a compensating ramp to the switch current signal.

#### **Overcurrent Protection and Frequency Shift**

The TPS5402 implements current mode control that uses the COMP pin voltage to turn off the high-side MOSFET on a cycle by cycle basis. Every cycle the switch current and the COMP pin voltage are compared; when the peak inductor current intersects the COMP pin voltage, the high-side switch is turned off. During overcurrent conditions that pull the output voltage low, the error amplifier responds by driving the COMP pin high, causing the switch current to increase. The COMP pin has a maximum clamp internally, which limits the output current.

The TPS5402 provides robust protection during short circuits. There is potential for overcurrent runaway in the output inductor during a short circuit at the output. The TPS5402 solves this issue by increasing the off time during short circuit conditions by lowering the switching frequency. The switching frequency is divided by 8, 4, 2, and 1 as the voltage ramps from 0 V to 0.8 V on the VSENSE pin. The relationship between the switching frequency and the VSENSE pin voltage is shown in Table 1.

SWITCHING FREQUENCY	VSENSE PIN VOLTAGE
f <sub>SW</sub>	V <sub>SENSE</sub> ≥ 0.6 V
f <sub>SW</sub> /2	$0.6 \text{ V} > \text{V}_{\text{SENSE}} \ge 0.4 \text{ V}$
f <sub>SW</sub> /4	$0.4 \text{ V} > \text{V}_{\text{SENSE}} \ge 0.2 \text{ V}$
f <sub>SW</sub> /8	$0.2 \text{ V} > \text{V}_{\text{SENSE}}$

#### **Table 1. Switching Frequency Conditions**

#### Spread Spectrum

In order to reduce EMI, TPS5402 introduces frequency spread spectrum. The jittering span is  $\pm 6\%$  of the switching frequency with 1/512 swing frequency.

#### **Overvoltage Transient Protection**

The TPS5402 incorporates an overvoltage transient protection (OVTP) circuit to minimize output voltage overshoot when recovering from output fault conditions or strong unload transients. The OVTP circuit includes an overvoltage comparator to compare the VSENSE pin voltage and internal thresholds. When the VSENSE pin voltage goes above 109% ×  $V_{ref}$ , the high-side MOSFET will be forced off. When the VSENSE pin voltage falls below 107% ×  $V_{ref}$ , the high-side MOSFET will be enabled again.

#### Inductor Selection

The higher operating frequency allows the use of smaller inductor and capacitor values. A higher frequency generally results in lower efficiency because of switching loss and MOSFET gate charge losses. In addition to this basic trade-off, the effect of the inductor value on ripple current and low current operation must also be considered. The ripple current depends on the inductor value. The inductor ripple current ( $i_L$ ) decreases with higher inductance or higher frequency and increases with higher input voltage ( $V_{IN}$ ). Accepting larger values of  $i_L$  allows the use of low inductances, but results in higher output voltage ripple and greater core losses.

To calculate the value of the output inductor, use Equation 3. LIR is a coefficient that represents inductor peakto-peak ripple to DC load current. It is recommended to set LIR to 0.1 ~ 0.3 for most applications.

Actual core loss of the inductor is independent of core size for a fixed inductor value, but it is very dependent on the inductance value selected. As inductance increases, core losses go down. Unfortunately, increased inductance requires more turns of wire and therefore copper losses will increase. Ferrite designs have very low core loss and are preferred for high switching frequencies, so design goals can concentrate on copper loss and preventing saturation. Ferrite core material saturates hard, which means that inductance collapses abruptly when the peak design current is exceeded. It results in an abrupt increase in inductor ripple current and consequent output voltage ripple. Do not allow the core to saturate. It is important that the RMS current and saturation current ratings are not exceeding the inductor specification. The RMS and peak inductor current can be calculated from Equation 5 and Equation 6.

$$L = \frac{V_{IN} - V_{OUT}}{I_0 \cdot LIR} \cdot \frac{V_{OUT}}{V_{IN} \cdot fsw}$$
(3)

$$\Delta i_{L} = \frac{V_{IN} - V_{OUT}}{I_{O}} \cdot \frac{V_{OUT}}{V_{IN} \cdot fsw}$$

$$(4)$$

$$(4)$$

$$(4)$$

$$(4)$$

$$(4)$$

$$(4)$$

$$i_{LRMS} = \sqrt{I_{O}^{2} + \frac{V_{INmax} \cdot L \cdot ISW}{12}}$$

$$I_{Lpeak} = I_{O} + \frac{\Delta i_{L}}{2}$$
(5)

For this design example, use LIR = 0.3 and the inductor is calculated to be 5.40  $\mu$ H with V<sub>IN</sub> = 12 V. Choose 4.7  $\mu$ H value for the standard inductor and the peak to peak inductor ripple is about 34% of 1-A DC load current.

#### **Output Capacitor Selection**

There are two primary considerations for selecting the value of the output capacitor. The output capacitors are selected to meet load transient and output ripple's requirements.

Equation 7 gives the minimum output capacitance to meet the transient specification. For this example,  $L = 4.7 \mu H$ ,  $\Delta I_{OUT} = 1 A - 0.0 A = 1 A$  and  $\Delta V_{OUT} = 500 \text{ mV}$  (10% of regulated 5 V). Using these numbers gives a minimum capacitance of 1  $\mu$ F. A standard 22- $\mu$ F ceramic is chosen in the design.

$$Co > \frac{\Delta I_{OUT}^2 \cdot L}{2 \cdot V_{OUT} \cdot \Delta V_{OUT}}$$
(7)

The selection of  $C_0$  is driven by the effective series resistance (ESR). Equation 8 calculates the minimum output capacitance needed to meet the output voltage ripple specification. Where  $f_{SW}$  is the switching frequency,  $\Delta V_{OUT}$  is the maximum allowable output voltage ripple, and  $\Delta i_L$  is the inductor ripple current. In this case, the maximum output voltage ripple is 50 mV (1% of regulated 5 V). From Equation 4, the output current ripple is 1 A. From Equation 8, the minimum output capacitance meeting the output voltage ripple requirement is 2.5  $\mu$ F with 3-m $\Omega$  ESR resistance.

$$Co > \frac{1}{8 \cdot fsw} \cdot \frac{1}{\frac{\Delta V_{OUT}}{\Delta i_{L}} - ESR}$$
(8)

After considering both requirements, for this example, one 22- $\mu$ F, 6.3-V X7R ceramic capacitor with 3-m $\Omega$  ESR should be used.

#### Input Capacitor Selection

A minimum 10- $\mu$ F X7R/X5R ceramic input capacitor is recommended to be added between VIN and GND. These capacitors should be connected as close as physically possible to the input pins of the converters as they handle the RMS ripple current shown in Equation 9. For this example,  $I_{OUT} = 1$  A,  $V_{OUT} = 5$  V, minimum  $V_{INmin} = 9.6$  V, from Equation 9, the input capacitors must support a ripple current of 1-A RMS.

$$I_{\text{INRMS}} = I_{\text{OUT}} \cdot \sqrt{\frac{V_{\text{OUT}}}{V_{\text{INmin}}} \cdot \frac{(V_{\text{INmin}} - V_{\text{OUT}})}{V_{\text{INmin}}}}$$
(9)

The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using Equation 10. Using the design example values,  $I_{OUTmax} = 1 \text{ A}$ ,  $C_{IN} = 10 \ \mu\text{F}$ ,  $f_{SW} = 300 \ \text{kHz}$ , yields an input voltage ripple of 83 mV.

$$\Delta V_{\rm IN} = \frac{I_{\rm OUT\,max} \cdot 0.25}{C_{\rm IN} \cdot f_{\rm SW}}$$
(10)

To prevent large voltage transients, a low ESR capacitor sized for the maximum RMS current must be used.

#### **Thermal Shutdown**

The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds 165°C. The thermal shutdown forces the device to stop switching when the junction temperature exceeds the thermal trip threshold. Once the die temperature decreases below 165°C, the device reinitiates the power up sequence.

13-Dec-2012


## PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Samples
	(1)		Drawing			(2)		(3)	(Requires Login)
TPS5402DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	

12-Dec-2012

#### TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS5402DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

# PACKAGE MATERIALS INFORMATION

12-Dec-2012




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS5402DR	SOIC	D	8	2500	340.5	338.1	20.6


D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.