SLOS896B - DECEMBER 2014 - REVISED JANUARY 2017

OPAx314-Q1 3-MHz, Low-Power, Low-Noise, RRIO, 1.8-V CMOS **Operational Amplifier**

Features 1

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade : -40°C to +125°C Ambient Operating Temperature Range
 - **Device HBM Classification Level 2**
 - Device CDM Classification Level C6
- Low I_{Ω} : 150 μ A/ch
- Wide Supply Range: 1.8 V to 5.5 V
- Low Noise: 14 nV/ \sqrt{Hz} at 1 kHz
- Gain Bandwidth: 3 MHz
- Low Input Bias Current: 0.2 pA
- Low Offset Voltage: 0.5 mV
- **Unity-Gain Stable**
- Internal RF and EMI Filter
- Specified Temperature Range: -40°C to +125°C

2 Applications

- Automotive Applications:
 - ADAS
 - Body Electronics and Lighting
 - Current Sensing
 - **Battery Monitoring**

3 Description

The OPAx314-Q1 series is a family of single-, and dual-, and quad-channel operational amplifiers (op amps) that represents a new generation of lowpower, general-purpose CMOS amplifiers. Rail-to-rail input and output swings, low quiescent current (150 μ A typically at 5 V_S) combined with a wide bandwidth of 3 MHz, and very low noise (14 nV/ \sqrt{Hz} at 1 kHz) make this device family very attractive for a variety of battery-powered applications that require a good balance between cost and performance. The lowinput bias current supports applications with megaohm source impedances.

The robust design of the OPAx314-Q1 series provides ease-of-use to the circuit designer: unitygain stability with capacitive loads of up to 300 pF, an integrated RF and EMI rejection filter, no phase reversal in overdrive conditions, and high electrostatic discharge (ESD) protection (4-kV HBM).


The device is optimized for low-voltage operation as low as 1.8 V (±0.9 V) and up to 5.5 V (±2.75 V), and is specified over the full extended temperature range of -40°C to +125°C.

The single-channel device, OPA314-Q1, is offered in the SOT-23 package and the dual-channel device, OPA2314-Q1, is offered in the VSSOP (8) package. The quad-channel OPA4314-Q1 is available in the 14-pin TSSOP package.

-					
PART NUMBER	PACKAGE	BODY SIZE (NOM)			
OPA314-Q1	SOT-23 (5)	2.90 mm × 1.60 mm			
OPA2314-Q1	VSSOP (8)	4.90 mm × 3.91 mm			
OPA4314-Q1	TSSOP (14)	5.00 mm × 4.40 mm			

Device Information⁽¹⁾

(1) For all available packages, see the orderable addendum at the end of the data sheet.



EMIRR vs Frequency



Table of Contents

1	Feat	tures 1					
2	Арр	Applications 1					
3	Des	cription1					
4	Rev	ision History2					
5	Pin	Configuration and Functions					
6	Spe	cifications					
	6.1	Absolute Maximum Ratings 6					
	6.2	ESD Ratings 6					
	6.3	Recommended Operating Conditions 6					
	6.4	Thermal Information: OPA314-Q1 7					
	6.5	Thermal Information: OPA2314-Q1 8					
	6.6	Thermal Information: OPA4314-Q1 9					
	6.7	Electrical Characteristics 10					
	6.8	Typical Characteristics 12					
7	Deta	ailed Description 19					
	7.1	Overview 19					

	7.2	Functional Block Diagram	19
	7.3	Feature Description	19
		Device Functional Modes	
8	Appl	ication and Implementation	21
	8.1	Application Information	21
	8.2	Typical Application	23
9	Pow	er Supply Recommendations	25
10	Layo	out	26
	10.1	Layout Guidelines	26
		Layout Example	
11		ce and Documentation Support	
		Documentation Support	
	11.2	Trademarks	27
	11.3	Electrostatic Discharge Caution	27
	11.4	Glossary	27
12		hanical, Packaging, and Orderable mation	27

4 Revision History

Changes from Revision A (January 2015) to Revision B


•	Added part number OPA4314-Q1 to document	1
•	Added part number OPA4314-Q1 to the Device Information table	1
•	Changed OPA2314-Q1 package from SOIC (8) to VSSOP (8) in the Device Information table	1
•	Added OPA314-Q1 (SOT-23 package) throughout document	3
•	Added pinout drawing for the OPA4314-Q1 device in the Pin Configurations and Functions section	5
•	Added the Pin Functions: OPA4314-Q1 table to the Pin Configurations and Functions section	5
•	Changed formatting of all Thermal Information table notes	7
•	Added footnotes to all Thermal Information tables	7
•	Added Thermal Information: OPA4314-Q1 table	9
•	Changed formatting of application report reference in the EMI Susceptibility and Input Filtering section	20
•	Changed package drawing to reflect an example of the 5-pin SOT-23 package in the Layout Example section	26
•	Changed formatting of Related Documentation section	27
•	Added part number OPA4314-Q1 to the Related Links table	27

Changes from Original (December 2014) to Revision A

Page

Page


5 Pin Configuration and Functions



Pin Functions: OPA314-Q1


PIN		I/O	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
-IN	4	I	Inverting input	
+IN	3	I	Noninverting input	
OUT	1	0	Output	
V–	2	—	Negative supply or ground (for single-supply operation).	
V+	5	_	Positive supply	

OPA314-Q1, OPA2314-Q1, OPA4314-Q1 SLOS896B – DECEMBER 2014 – REVISED JANUARY 2017



Pin Functions: OPA2314-Q1

PIN		I/O	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
–IN A	2	I	Inverting input, channel A	
+IN A	3	I	Noninverting input, channel A	
–IN B	6	I	Inverting input, channel B	
+IN B	5	I	oninverting input, channel B	
OUT A	1	0	tput, channel A	
OUT B	7	0	Output, channel B	
V–	4	—	Negative supply or ground (for single-supply operation).	
V+	8	_	Positive supply	



OPA4314-Q1 DGK Package 14-Pin TSSOP Top View

Pin Functions: OPA4314-Q1

PIN		1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
–IN A	2	I	Inverting input, channel A
+IN A	3	I	Noninverting input, channel A
–IN B	6	I	Inverting input, channel B
+IN B	5	I	Noninverting input, channel B
–IN C	9	I	Inverting input, channel C
+IN C	10	I	Noninverting input, channel C
–IN D	13	I	Inverting input, channel D
+IN D	12	I	Noninverting input, channel D
OUT A	1	0	Output, channel A
OUT B	7	0	Output, channel B
OUT C	8	0	Output, channel C
OUT D	14	0	Output, channel D
V–	11	—	Negative supply or ground (for single-supply operation).
V+	4	—	Positive supply

SLOS896B-DECEMBER 2014-REVISED JANUARY 2017

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
Supply voltage			7	V
Voltage ⁽²⁾	Signal input terminals	(V–) – 0.5	(V+) + 0.5	V
Current ⁽²⁾	Signal input terminals		±10	mA
Output short-circuit ⁽³⁾		Cont	nuous	mA
Operating temperature, T _A		-40	150	°C
Junction temperature, T _J			150	°C
Storage temperature, T _{stg}		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails must be current limited to 10 mA or less.

(3) Short-circuit to ground, one amplifier per package.

6.2 ESD Ratings

			VALUE	UNIT
	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V	
V _(ESD)		Charged device model (CDM), per AEC Q100-011	±1000	v

(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
Vs	Supply voltage	1.8 (±0.9)	5.5 (±2.75)	V
T _A	Ambient operating temperature	-40	125	°C

6.4 Thermal Information: OPA314-Q1

		OPA314-Q1	
	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	UNIT
		5 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance ⁽²⁾	221.7	°C/W
R _{0JC(top)}	Junction-to-case(top) thermal resistance ⁽³⁾	144.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance ⁽⁴⁾	49.7	°C/W
ΨJT	Junction-to-top characterization parameter ⁽⁵⁾	26.1	°C/W
ΨЈВ	Junction-to-board characterization parameter ⁽⁶⁾	49	°C/W
R _{0JC(bot)}	Junction-to-case(bottom) thermal resistance ⁽⁷⁾	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(5) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining R_{0JA}, using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining R_{0JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

SLOS896B-DECEMBER 2014-REVISED JANUARY 2017

6.5 Thermal Information: OPA2314-Q1

		OPA2314-Q1	
	THERMAL METRIC ⁽¹⁾	DGK (VSSOP)	UNIT
		8 PINS	
$R_{ ext{ heta}JA}$	Junction-to-ambient thermal resistance ⁽²⁾	138.4	°C/W
R _{0JC(top)}	Junction-to-case(top) thermal resistance ⁽³⁾	89.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance ⁽⁴⁾	78.6	°C/W
ΨJT	Junction-to-top characterization parameter ⁽⁵⁾	29.9	°C/W
Ψјв	Junction-to-board characterization parameter ⁽⁶⁾	78.1	°C/W
R _{0JC(bot)}	Junction-to-case(bottom) thermal resistance ⁽⁷⁾	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(5) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining R_{0JA}, using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining R_{0JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

6.6 Thermal Information: OPA4314-Q1

		OPA4314-Q1	
	THERMAL METRIC ⁽¹⁾	PW (TSSOP)	UNIT
		14 PINS	
$R_{ ext{ heta}JA}$	Junction-to-ambient thermal resistance ⁽²⁾	121	°C/W
R _{0JC(top)}	Junction-to-case(top) thermal resistance ⁽³⁾	49.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance ⁽⁴⁾	62.8	°C/W
ΨJT	Junction-to-top characterization parameter ⁽⁵⁾	5.9	°C/W
Ψјв	Junction-to-board characterization parameter ⁽⁶⁾	62.2	°C/W
R _{0JC(bot)}	Junction-to-case(bottom) thermal resistance ⁽⁷⁾	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(5) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining R_{0JA}, using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining R_{0JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

SLOS896B-DECEMBER 2014-REVISED JANUARY 2017

6.7 Electrical Characteristics

at $T_A = 25^{\circ}$ C, $R_L = 10 \text{ k}\Omega$ connected to $V_S / 2$, $V_{CM} = V_S / 2$, and $V_{OUT} = V_S / 2$, $V_S = 1.8 \text{ V}$ to 5.5 V, unless otherwise noted. The phrase *overtemperature* refers to values over the specified temperature range of $T_A = -40^{\circ}$ C to 125°C.⁽¹⁾

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET V	OLTAGE					
V _{OS}	Input offset voltage	$V_{CM} = (V_{S}+) - 1.3 V$		0.5	2.5	mV
dV _{OS} /dT	Input offset voltage vs temperature			1		μV/°C
PSRR	vs power supply	V _{CM} = (V _S +) - 1.3 V	78	92		dB
	Input offset voltage overtemperature		74			dB
	Channel separation, DC	At DC		10		μV/V
INPUT VO	LTAGE RANGE					
V _{CM}	Common-mode voltage range		(V–) – 0.2		(V+) + 0.2	V
CMRR	Common-mode rejection	$V_{\rm S}$ = 1.8 V to 5.5 V, (V _S -) – 0.2 V < V _{CM} < (V _S +) – 1.3 V	75	96		dB
CIVIRR	ratio	$V_{\rm S}$ = 5.5 V, $V_{\rm CM}$ = –0.2 V to 5.7 V $^{(2)}$	66	80		dB
		$V_{S} = 1.8 \text{ V}, (V_{S}-) - 0.2 \text{ V} < V_{CM} < (V_{S}+) - 1.3 \text{ V}$	70	86		dB
	Common-mode rejection ratio overtemperature	$V_{S} = 5.5 \text{ V}, (V_{S}-) - 0.2 \text{ V} < V_{CM} < (V_{S}+) - 1.3 \text{ V}$	73	90		dB
	· · · · · · · · · · · · · · · · · · ·	V_S = 5.5 V, V_{CM} = –0.2 V to 5.7 V $^{(2)}$	60			dB
INPUT BIA	AS CURRENT					
I _B	Input bias current			±0.2	±10	pА
	Input bias current overtemperature				±600	pА
l _{os}	Input offset current			±0.2	±10	pА
	Input offset current overtemperature				±600	pА
NOISE						
	Input voltage noise (peak- to-peak)	f = 0.1 Hz to 10 Hz		5		μV_{PP}
_		f = 10 kHz		13		nV/√Hz
e _n	Input voltage noise density	f = 1 kHz		14		nV/√Hz
i _n	Input current noise density	f = 1 kHz		5		fA/√Hz

(1) Parameters with minimum or maximum specification limits are 100% production tested at 25°C, unless otherwise noted. Overtemperature limits are based on characterization and statistical analysis.

(2) Specified by design and characterization; not production tested.

Electrical Characteristics (continued)

at $T_A = 25^{\circ}$ C, $R_L = 10 \text{ k}\Omega$ connected to $V_S / 2$, $V_{CM} = V_S / 2$, and $V_{OUT} = V_S / 2$, $V_S = 1.8 \text{ V}$ to 5.5 V, unless otherwise noted. The phrase *overtemperature* refers to values over the specified temperature range of $T_A = -40^{\circ}$ C to 125° C.⁽¹⁾

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT CAP	PACITANCE	•	-1		I	
0	Differential	V _S = 5 V		1		pF
C _{IN}	Common-mode	V _S = 5 V		5		pF
OPEN-LOC	OP GAIN		·		·	
		$V_{\rm S}$ = 1.8 V, 0.2 V < $V_{\rm O}$ < (V+) – 0.2 V, R _L = 10 k Ω	90	115		dB
٨	Onen leen veltege gein	$V_{\rm S}$ = 5.5 V, 0.2 V < $V_{\rm O}$ < (V+) – 0.2 V, R _L = 10 k Ω	100	128		dB
A _{OL}	Open-loop voltage gain	V_{S} = 1.8 V, 0.5 V < V_{O} < (V+) – 0.5 V, R_{L} = 2 k $\Omega^{(2)}$	90	100		dB
		$V_{\rm S}$ = 5.5 V, 0.5 V < $V_{\rm O}$ < (V+) – 0.5 V, R _L = 2 k $\Omega^{(2)}$	94	110		dB
	Open-loop voltage gain	$V_{\rm S}$ = 5.5 V, 0.2 V < $V_{\rm O}$ < (V+) – 0.2 V, R _L = 10 k Ω	90	110		dB
	overtemperature	$V_{\rm S}$ = 5.5 V, 0.5 V < $V_{\rm O}$ < (V+) – 0.2 V, R _L = 2 k Ω		100		dB
	Phase margin	$V_{S} = 5 V, G = 1, R_{L} = 10 k\Omega$		65		degrees
FREQUEN	CY RESPONSE	1				
0.014		$V_{S} = 1.8 \text{ V}, \text{ R}_{L} = 10 \text{ k}\Omega, \text{ C}_{L} = 10 \text{ pF}$		2.7		MHz
GBW	Gain-bandwidth product	$V_{S} = 5 \text{ V}, \text{ R}_{L} = 10 \text{ k}\Omega, \text{ C}_{L} = 10 \text{ pF}$		3		MHz
SR	Slew rate (3)	V _S = 5 V, G = 1		1.5		V/µs
	0	To 0.1%, $V_S = 5 V$, 2-V step , G = 1		2.3		μS
ts	Settling time	To 0.01%, V _S = 5 V, 2-V step , G = 1		3.1		μS
	Overload recovery time	$V_{S} = 5 V, V_{IN} \times Gain > V_{S}$		5.2		μS
THD+N	Total harmonic distortion + noise ⁽⁴⁾	$V_S = 5 \text{ V}, V_O = 1 V_{RMS}, G = 1, f = 1 $		0.001%		
OUTPUT						
		$V_{S} = 1.8 \text{ V}, \text{ R}_{L} = 10 \text{ k}\Omega$		5	15	mV
.,	Voltage output swing from	$V_{S} = 5.5 \text{ V}, \text{ R}_{L} = 10 \text{ k}\Omega$		5	20	mV
Vo	supply rails	$V_{S} = 1.8 \text{ V}, \text{ R}_{L} = 2 \text{ k}\Omega$		15	30	mV
		$V_{S} = 5.5 \text{ V}, \text{ R}_{L} = 2 \text{ k}\Omega$		22	40	mV
	Voltage output swing from	$V_{S} = 5.5 \text{ V}, \text{ R}_{L} = 10 \text{ k}\Omega$			30	mV
	supply rails overtemperature	$V_{S} = 5.5 \text{ V}, \text{ R}_{L} = 2 \text{ k}\Omega$		60		mV
I _{SC}	Short-circuit current	V _S = 5 V		±20		mA
R _o	Open-loop output impedance	V _S = 5.5 V, f = 100 Hz		570		Ω
POWER SI	JPPLY					
Vs	Specified voltage range		1.8		5.5	V
1.	Quiescent current per	$V_{\rm S} = 1.8 \text{ V}, I_{\rm O} = 0 \text{ mA}$		130	180	μA
l _Q	amplifier	$V_{S} = 5 \text{ V}, I_{O} = 0 \text{ mA}$		150	190	μA
	Quiescent current per amplifier overtemperature	$V_S = 5 V$, $I_O = 0 mA$			220	μA
	Power-on time	$V_{S} = 0 V \text{ to } 5 V, \text{ to } 90\% I_{Q} \text{ level}$		44		μs
TEMPERA	TURE					
	Specified range		-40		125	°C
	Operating range		-40		150	°C
	Storage range		-65		150	°C

Signifies the slower value of the positive or negative slew rate. Third-order filter; bandwidth = 80 kHz at -3 dB. (3)


(4)

SLOS896B – DECEMBER 2014 – REVISED JANUARY 2017


6.8 Typical Characteristics

at T_A = 25°C, R_L = 10 k Ω connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2, unless otherwise noted


TITLE	FIGURE
Open-Loop Gain and Phase vs Frequency	Figure 1
Open-Loop Gain vs Temperature	Figure 2
Quiescent Current vs Supply Voltage	Figure 3
Quiescent Current vs Temperature	Figure 4
Offset Voltage Production Distribution	Figure 5
Offset Voltage Drift Distribution	Figure 6
Offset Voltage vs Common-Mode Voltage (Maximum Supply)	Figure 7
Offset Voltage vs Temperature	Figure 8
CMRR and PSRR vs Frequency (RTI)	Figure 9
CMRR and PSRR vs Temperature	Figure 10
0.1-Hz to 10-Hz Input Voltage Noise (5.5 V)	Figure 11
Input Voltage Noise Spectral Density vs Frequency (1.8 V, 5.5 V)	Figure 12
Input Voltage Noise vs Common-Mode Voltage (5.5 V)	Figure 13
Input Bias and Offset Current vs Temperature	Figure 14
Open-Loop Output Impedance vs Frequency	Figure 15
Maximum Output Voltage vs Frequency and Supply Voltage	Figure 16
Output Voltage Swing vs Output Current (over Temperature)	Figure 17
Closed-Loop Gain vs Frequency, G = 1, -1, 10 (1.8 V)	Figure 18
Closed-Loop Gain vs Frequency, G = 1, -1, 10 (5.5 V)	Figure 19
Small-Signal Overshoot vs Load Capacitance	Figure 20
Small-Signal Step Response, Noninverting (1.8 V)	Figure 21
Small-Signal Step Response, Noninverting (5.5 V)	Figure 22
Large-Signal Step Response, Noninverting (1.8 V)	Figure 23
Large-Signal Step Response, Noninverting (5.5 V)	Figure 24
Positive Overload Recovery	Figure 25
Negative Overload Recovery	Figure 26
No Phase Reversal	Figure 27
Channel Separation vs Frequency (Dual)	Figure 28
THD+N vs Amplitude (G = 1, 2 k Ω , 10 k Ω)	Figure 29
THD+N vs Amplitude (G = -1 , 2 k Ω , 10 k Ω)	Figure 30
THD+N vs Frequency (0.5 V _{RMS} , G = 1, 2 k Ω , 10 k Ω)	Figure 31
EMIRR	Figure 32




SLOS896B-DECEMBER 2014-REVISED JANUARY 2017




SLOS896B - DECEMBER 2014 - REVISED JANUARY 2017




SLOS896B-DECEMBER 2014-REVISED JANUARY 2017



SLOS896B - DECEMBER 2014 - REVISED JANUARY 2017



SLOS896B-DECEMBER 2014-REVISED JANUARY 2017




www.ti.com

7 Detailed Description

7.1 Overview

The OPAx314-Q1 is a family of low-power, rail-to-rail input and output operational amplifiers. These devices operate from 1.8 V to 5.5 V, are unity-gain stable, and are suitable for a wide range of general-purpose applications. The class AB output stage is capable of driving ≤ 10 -k Ω loads connected to any point between V+ and ground. The input common-mode voltage range includes both rails and allows the OPAx314-Q1 series to be used in virtually any single-supply application. Rail-to-rail input and output swing significantly increases dynamic range, especially in low-supply applications, and makes them ideal for driving sampling analog-to-digital converters (ADCs).

7.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Operating Voltage

The OPAx314-Q1 op-amp family is fully specified and ensured for operation from 1.8 V to 5.5 V. In addition, many specifications apply from -40° C to $+125^{\circ}$ C. Parameters that vary significantly with operating voltages or temperature are shown in the *Typical Characteristics* section. Power-supply pins must be bypassed with 0.01- μ F ceramic capacitors.

7.3.2 Rail-to-Rail Input

The input common-mode voltage range of the OPAx314-Q1 family extends 200 mV beyond the supply rails. This performance is achieved with a complementary input stage: an N-channel input differential pair in parallel with a P-channel differential pair. The N-channel pair is active for input voltages close to the positive rail, typically (V+) – 1.3 V to 200 mV above the positive supply. The P-channel pair is on for inputs from 200 mV below the negative supply to approximately (V+) – 1.3 V. A small transition region exists, typically (V+) – 1.4 V to (V+)

-1.2 V, in which both pairs are on. This 200-mV transition region can vary up to 300 mV with process variation. Thus, the transition region (both stages on) can range from (V+) -1.7 V to (V+) -1.5 V on the low end, up to (V+) -1.1 V to (V+) -0.9 V on the high end. Within this transition region, PSRR, CMRR, offset voltage, offset drift, and THD may be degraded compared to device operation outside this region.

SLOS896B – DECEMBER 2014 – REVISED JANUARY 2017

Feature Description (continued)

7.3.3 Input and ESD Protection

The OPAx314-Q1 family incorporates internal electrostatic discharge (ESD) protection circuits on all pins. In the case of input and output pins, this protection primarily consists of current-steering diodes connected between the input and power-supply pins. These ESD protection diodes also provide in-circuit, input overdrive protection, as long as the current is limited to 10 mA as stated in the *Absolute Maximum Ratings* table. Figure 33 shows how a series input resistor can be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and the value must be kept to a minimum in noise-sensitive applications.




Figure 33. Input Current Protection

7.3.4 Common-Mode Rejection Ratio (CMRR)

CMRR for the OPAx314-Q1 family is specified in several ways so the best match for a given application may be used; see the *Electrical Characteristics* table. First, the CMRR of the device in the common-mode range below the transition region $[V_{CM} < (V+) - 1.3 V]$ is given. This specification is the best indicator of the capability of the device when the application requires use of one of the differential input pairs. Second, the CMRR over the entire common-mode range is specified at ($V_{CM} = -0.2 V$ to 5.7 V). This last value includes the variations seen through the transition region, as shown in Figure 7.

7.3.5 EMI Susceptibility and Input Filtering

Op amps vary with regard to the susceptibility of the device to electromagnetic interference (EMI). If conducted EMI enters the op-amp, the dc offset observed at the amplifier output may shift from the nominal value while EMI is present. This shift is a result of signal rectification associated with the internal semiconductor junctions. While all op-amp pin functions can be affected by EMI, the signal input pins are likely to be the most susceptible. The OPAx314-Q1 family incorporates an internal input low-pass filter that reduces the amplifiers response to EMI. Both common-mode and differential mode filtering are provided by this filter. The filter is designed for a cutoff frequency of approximately 80 MHz (–3 dB), with a roll-off of 20 dB per decade.

Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. The EMI rejection ratio (EMIRR) metric allows op amps to be directly compared by the EMI immunity. Figure 32 shows the results of this testing on the OPAx314-Q1 family. Detailed information can also be found in the *EMI Rejection Ratio of Operational Amplifiers* application report, available for download from www.ti.com.

7.3.6 Rail-to-Rail Output

Designed as a micro-power, low-noise operational amplifier, the OPAx314-Q1 family delivers a robust output drive capability. A class AB output stage with common-source transistors is used to achieve full rail-to-rail output swing capability. For resistive loads up to 10 k Ω , the output swings typically to within 5 mV of either supply rail regardless of the power-supply voltage applied. Different load conditions change the ability of the amplifier to swing close to the rails; see Figure 17.

7.4 Device Functional Modes

The OPAx314-Q1 family is powered on when the supply is connected. The device can operate as a single-supply operational amplifier or a dual-supply amplifier, depending on the application.

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


8.1 Application Information

The OPAx314-Q1 family is a low-power, rail-to-rail input and output operational amplifier specifically designed for portable applications. The device operates from 1.8 V to 5.5 V, is unity-gain stable, and suitable for a wide range of general-purpose applications. The class AB output stage is capable of driving ≤ 10 -k Ω loads connected to any point between V+ and ground. The input common-mode voltage range includes both rails, and allows the OPAx314-Q1 family to be used in virtually any single-supply application. Rail-to-rail input and output swing significantly increases dynamic range, especially in low-supply applications, and makes the device ideal for driving sampling analog-to-digital converters (ADCs).

The OPAx314-Q1 family features a 3-MHz bandwidth and 1.5-V/ μ s slew rate with only 150- μ A supply current per channel, providing good AC performance at very low power consumption. DC applications are also well served with a very-low input noise voltage of 14 nV/ \sqrt{Hz} at 1 kHz, low-input bias current (0.2 pA), and an input offset voltage of 0.5 mV (typical).

8.1.1 General Configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to establish this limited bandwidth is to place an RC filter at the noninverting terminal of the amplifier, as shown in Figure 34.



 $\frac{V_{OUT}}{V_{IN}} = \left(1 + \frac{R_F}{R_G}\right) \left(\frac{1}{1 + sR_1C_1}\right)$



If additional attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task, as shown in Figure 35. For best results, the amplifier must have a bandwidth that is eight to ten times the filter frequency bandwidth. Failure to follow this guideline can result in phase shift of the amplifier.

SLOS896B - DECEMBER 2014 - REVISED JANUARY 2017

Application Information (continued)




Figure 35. Two-Pole Low-Pass Sallen-Key Filter

8.1.2 Capacitive Load and Stability

The OPAx314-Q1 family is designed to be used in applications where driving a capacitive load is required. As with all op amps, specific instances can occur where the OPAx314-Q1 can become unstable. The particular op-amp circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether or not an amplifier is stable in operation. An op-amp in the unity-gain (1 V/V) buffer configuration that drives a capacitive load exhibits a greater tendency to be unstable than an amplifier operated at a higher noise gain. The capacitive load, in conjunction with the op-amp output resistance, creates a pole within the feedback loop that degrades the phase margin. The degradation of the phase margin increases as the capacitive loading increases. When operating in the unity-gain configuration, the OPAx314-Q1 remains stable with a pure capacitive load up to approximately 1 nF. The equivalent series resistance (ESR) of some very large capacitors (C_L greater than 1 μ F) is sufficient to alter the phase characteristics in the feedback loop such that the amplifier remains stable. Increasing the amplifier closed-loop gain allows the amplifier to drive increasingly larger capacitance. This increased capability is evident when observing the overshoot response of the amplifier at higher voltage gains; see , Figure 20.

One technique for increasing the capacitive load drive capability of the amplifier operating in a unity-gain configuration is to insert a small resistor, typically 10 Ω to 20 Ω , in series with the output, as shown in Figure 36. This resistor significantly reduces the overshoot and ringing associated with large capacitive loads. One possible problem with this technique, however, is that a voltage divider is created with the added series resistor and any resistor connected in parallel with the capacitive load. The voltage divider introduces a gain error at the output that reduces the output swing.




Figure 36. Improving Capacitive Load Drive

8.2 Typical Application

Some applications require differential signals. Figure 37 shows a simple circuit to convert a single-ended input of 0.1 V to 2.4 V into a differential output of ±2.3 V on a single 2.7-V supply. The output range is intentionally limited to maximize linearity. The circuit is composed of two amplifiers. One amplifier functions as a buffer and creates a voltage (V_{OUT+}.) The second amplifier inverts the input and adds a reference voltage to generate V_{OUT-}. Both V_{OUT+} and V_{OUT-} range from 0.1 V to 2.4 V. The difference (V_{DIFF}) is the difference between V_{OUT+} and V_{OUT-}. This makes the differential output voltage range 2.3 V.




Figure 37. Schematic for a Single-Ended Input to Differential Output Conversion

8.2.1 Design Requirements

The design requirements are as follows:

- Supply voltage: 2.7 V
- Reference voltage: 2.5 V
- Input: 0.1 V to 2.4 V
- Output differential: ±2.3 V
- Output common-mode voltage: 1.25 V
- Small-signal bandwidth: 1 MHz

8.2.2 Detailed Design Procedure

The circuit in Figure 37 takes a single-ended input signal, V_{IN} , and generates two output signals, V_{OUT+} and V_{OUT-} using two amplifiers and a reference voltage, V_{REF} . V_{OUT+} is the output of the first amplifier and is a buffered version of the input signal, V_{IN} (as shown in Equation 1). V_{OUT-} is the output of the second amplifier for which uses V_{REF} to add an offset voltage to V_{IN} and feedback to add inverting gain. The transfer function for V_{OUT-} is given in Equation 2.

$$V_{OUT-} \quad V_{REF} \times \left(\frac{R_4}{R_3 + R_4}\right) \times \left(1 + \frac{R_2}{R_1}\right) - V_{IN} \times \frac{R_2}{R_1}$$
(2)

SLOS896B-DECEMBER 2014-REVISED JANUARY 2017

Typical Application (continued)

The differential output signal (V_{DIFF}) is the difference between the two single-ended output signals (V_{OUT+} and V_{OUT-}). Equation 3 shows the transfer function for V_{DIFF} . By applying the conditions that $R_1 = R_2$ and $R_3 = R_4$, the transfer function is simplified into Equation 6. Using this configuration, the maximum input signal is equal to the reference voltage and the maximum output of each amplifier is equal to V_{REF} . The differential output range is 2 × V_{REF} . Furthermore, the common-mode voltage is one half of V_{REF} (see Equation 7).

$$V_{\text{DIFF}} = V_{\text{OUT+}} - V_{\text{OUT-}} = V_{\text{IN}} \times \left(1 + \frac{R_2}{R_1}\right) - V_{\text{REF}} \times \left(\frac{R_4}{R_3 + R_4}\right) \times \left(1 + \frac{R_2}{R_1}\right)$$
(3)

$$V_{OUT+} V_{IN}$$
⁽⁴⁾

$$V_{OUT-} V_{REF} - V_{IN}$$

$$V_{DUT-} 2 \times V_{HU} - V_{DTT}$$
(5)

$$(V_{\text{OUT}} + V_{\text{OUT}}) = 1...$$
(6)


$$V_{CM} \left(\frac{1}{2} \right) \frac{1}{2} V_{REF}$$
(7)

8.2.2.1 Amplifier Selection

Linearity over the input range is key for good dc accuracy. The common-mode input range and output swing limitations determine the linearity. In general, an amplifier with rail-to-rail input and output swing is required. Bandwidth is a key concern for this design, so the OPAx314-Q1 family is selected because the bandwidth is greater than the target of 1 MHz. The bandwidth and power ratio makes this device power efficient and the low offset and drift ensure good accuracy for moderate precision applications.

8.2.2.2 Passive Component Selection

Because the transfer function of V_{OUT-} is heavily reliant on resistors (R₁, R₂, R₃, and R₄), use resistors with low tolerances to maximize performance and minimize error. This design uses resistors with resistance values of 49.9 k Ω and tolerances of 0.1%. However, if the noise of the system is a key parameter, smaller resistance values (6 k Ω or lower) can be selected to keep the overall system noise low. This ensures that the noise from the resistors is lower than the amplifier noise.



8.2.3 Application Curves




Figure 40. V_{DIFF} vs Input Voltage

9 Power Supply Recommendations

The OPAx314-Q1 family is specified for operation from 1.8 V to 5.5 V (\pm 0.9 V to \pm 2.75 V); many specifications apply from –40°C to +125°C. The *Typical Characteristics* section presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

CAUTION

Supply voltages larger than 7 V can permanently damage the device (see the *Absolute Maximum Ratings* table).


Place $0.1-\mu F$ bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or highimpedance power supplies. For more detailed information on bypass capacitor placement, see the *Layout Guidelines* section.

10 Layout

10.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the
 operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing lowimpedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of the circuitry is one of the simplest and most effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicularly is much better than crossing in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keeping R_F and R_G close to the inverting input minimizes parasitic capacitance, as shown in Figure 41.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.



10.2 Layout Example

Copyright © 2017, Texas Instruments Incorporated

Figure 41. Operational Amplifier Board Layout for Noninverting Configuration

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

EMI Rejection Ratio of Operational Amplifiers

11.1.2 Related Links

Table 2 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	PRODUCT FOLDER ORDER NOW		TOOLS & SOFTWARE	SUPPORT & COMMUNITY
OPA314-Q1	Click here	Click here	Click here	Click here	Click here
OPA2314-Q1	Click here	Click here	Click here	Click here	Click here
OPA4314-Q1	Click here	Click here	Click here	Click here	Click here

Table 2. Related Links

11.2 Trademarks

11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	•	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
OPA2314AQDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	O2314Q	Samples
OPA314AQDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	14ZD	Samples
OPA314AQDBVTQ1	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	14ZD	Samples
OPA4314AQPWRQ1	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	4314Q1	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

PACKAGE OPTION ADDENDUM

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF OPA2314-Q1, OPA314-Q1, OPA4314-Q1 :


- Catalog: OPA2314, OPA314, OPA4314
- Enhanced Product: OPA2314-EP


NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications


3-Jun-2022

TAPE AND REEL INFORMATION






QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2314AQDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA314AQDBVRQ1	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
OPA314AQDBVTQ1	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
OPA4314AQPWRQ1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2314AQDRQ1	SOIC	D	8	2500	356.0	356.0	35.0
OPA314AQDBVRQ1	SOT-23	DBV	5	3000	180.0	180.0	18.0
OPA314AQDBVTQ1	SOT-23	DBV	5	250	180.0	180.0	18.0
OPA4314AQPWRQ1	TSSOP	PW	14	2000	356.0	356.0	35.0


DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-178.


- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.

DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR




NOTES: (continued)

^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{9.} Board assembly site may have different recommendations for stencil design.

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE




B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.


D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

2. This drawing is subject to change without notice.


- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.

D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{9.} Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated