

# DRV8874-Q1 H-Bridge Motor Driver With Integrated Current Sense and Regulation

## 1 Features

- AEC-Q100 qualified for automotive applications:
  - Temperature grade 1:  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $T_A$
- [Functional Safety-Capable](#)
  - [Documentation available to aid functional safety system design](#)
- N-channel H-bridge motor driver
  - Drives one bidirectional brushed DC motor
  - Two unidirectional brushed DC motors
  - Other resistive and inductive loads
- 4.5-V to 37-V operating supply voltage range
- Pin to pin  $R_{DS(on)}$  variants
  - DRV8874-Q1: 200-m $\Omega$  (High-Side + Low-Side)
  - [DRV8876-Q1](#) : 700-m $\Omega$  (High-Side + Low-Side)
- High output current capability
  - DRV8874-Q1: 6-A Peak
  - [DRV8876-Q1](#) : 3.5-A Peak
- Integrated current sensing and regulation
- Proportional current output (IPROPI)
- Selectable current regulation (IMODE)
  - Cycle-by-cycle or fixed off time
- Selectable input control modes (PMODE)
  - PH/EN and PWM H-bridge control modes
  - Independent half-bridge control mode
- Supports 1.8-V, 3.3-V, and 5-V logic inputs
- Ultra low-power sleep mode
  - $<1\text{-}\mu\text{A}$  @  $V_{VM} = 24\text{-V}$ ,  $T_J = 25^{\circ}\text{C}$
- Spread spectrum clocking for low electromagnetic interference (EMI)
- Integrated protection features
  - Undervoltage lockout (UVLO)
  - Charge pump undervoltage (CPUV)
  - Overcurrent protection (OCP)
    - Automatic retry or outputs latched off (IMODE)
  - Thermal shutdown (TSD)
  - Automatic fault recovery
  - Fault indicator pin (nFAULT)

## 2 Applications

- [Brushed DC motors](#)
- [Servo motors and actuators](#)
- [On-Board Charger \(OBC\) inlet locking](#)
- Siren and piezo
- [Side mirror tilt and fold](#)

- [E-shifter adjust and lock](#)

## 3 Description

The DRV8874-Q1 is an integrated motor driver with N-channel H-bridge, charge pump, current sensing and proportional output, current regulation, and protection circuitry. The charge pump improves efficiency by supporting N-channel MOSFET half bridges and 100% duty cycle driving. The family of devices come in pin-to-pin  $R_{DS(on)}$  variants to support different loads with minimal design changes.

An internal current mirror architecture on the IPROPI pin implements current sensing and regulation. This eliminates the need for a large power shunt resistor, saving board area and reducing system cost. The IPROPI current-sense output allows a microcontroller to detect motor stall or changes in load conditions. Using the external voltage reference pin, VREF, these devices can regulate the motor current during start-up and high-load events without interaction from a microcontroller.


A low-power sleep mode achieves ultra-low quiescent current draw by shutting down most of the internal circuitry. Internal protection features include supply undervoltage lockout, charge pump undervoltage, output overcurrent, and device overtemperature. Fault conditions are indicated on nFAULT.

View our full portfolio of [brushed motor drivers](#) on [ti.com](#).

### Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DRV8874-Q1	HTSSOP (16)	5.00 mm × 4.40 mm

- (1) For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Schematic

## Table of Contents

<b>1 Features</b> .....	<b>1</b>	7.4 Device Functional Modes.....	<b>18</b>
<b>2 Applications</b> .....	<b>1</b>	<b>8 Application and Implementation</b> .....	<b>20</b>
<b>3 Description</b> .....	<b>1</b>	8.1 Application Information.....	20
<b>4 Revision History</b> .....	<b>2</b>	8.2 Typical Application.....	20
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	<b>9 Power Supply Recommendations</b> .....	<b>30</b>
Pin Functions.....	3	9.1 Bulk Capacitance.....	30
<b>6 Specifications</b> .....	<b>4</b>	<b>10 Layout</b> .....	<b>31</b>
6.1 Absolute Maximum Ratings.....	4	10.1 Layout Guidelines.....	31
6.2 ESD Ratings.....	4	10.2 Layout Example.....	31
6.3 Recommended Operating Conditions.....	4	<b>11 Device and Documentation Support</b> .....	<b>32</b>
6.4 Thermal Information.....	5	11.1 Documentation Support.....	32
6.5 Electrical Characteristics.....	5	11.2 Receiving Notification of Documentation Updates..	32
6.6 Typical Characteristics.....	8	11.3 Community Resources.....	32
<b>7 Detailed Description</b> .....	<b>9</b>	11.4 Trademarks.....	32
7.1 Overview.....	9	<b>12 Mechanical, Packaging, and Orderable</b>	
7.2 Functional Block Diagram.....	9	<b>Information</b> .....	<b>33</b>
7.3 Feature Description.....	10		

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<b>Changes from Revision A (June 2020) to Revision B (January 2021)</b>	<b>Page</b>
• Added Functional Safety bullet.....	<b>1</b>
<b>Changes from Revision * (May 2019) to Revision A (June 2020)</b>	<b>Page</b>
• Changed device status to Production Data .....	<b>1</b>

## 5 Pin Configuration and Functions




Figure 5-1. DRV8874-Q1 PWP Package 16-Pin HTSSOP With Exposed Thermal Pad Top View

### Pin Functions

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	PWP		
CPH	13	PWR	Charge pump switching node. Connect a X5R or X7R, 22-nF, VM-rated ceramic capacitor between the CPH and CPL pins.
CPL	14	PWR	
EN/IN1	1	I	H-bridge control input. See <a href="#">Section 7.3.2</a> . Internal pulldown resistor.
GND	15	PWR	Device ground. Connect to system ground.
IMODE	7	I	Current regulation and overcurrent protection mode. See <a href="#">Section 7.3.3.2</a> . Quad-level input.
IPROPI	6	O	Analog current output proportional to load current. See <a href="#">Section 7.3.3.1</a> .
nFAULT	4	OD	Fault indicator output. Pulled low during a fault condition. Connect an external pullup resistor for open-drain operation. See <a href="#">Section 7.3.4</a> .
nSLEEP	3	I	Sleep mode input. Logic high to enable device. Logic low to enter low-power sleep mode. See <a href="#">Section 7.4</a> . Internal pulldown resistor.
OUT1	8	O	H-bridge output. Connect to the motor or other load.
OUT2	10	O	H-bridge output. Connect to the motor or other load.
PGND	9	PWR	Device power ground. Connect to system ground.
PH/IN2	2	I	H-bridge control input. See <a href="#">Section 7.3.2</a> . Internal pulldown resistor.
PMODE	16	I	H-bridge control input mode. See <a href="#">Section 7.3.2</a> . Tri-level input.
VCP	12	PWR	Charge pump output. Connect a X5R or X7R, 100-nF, 16-V ceramic capacitor between the VCP and VM pins.
VM	11	PWR	4.5-V to 37-V power supply input. Connect a 0.1-μF bypass capacitor to ground, as well as sufficient <a href="#">Section 9.1</a> rated for VM.
VREF	5	I	External reference voltage input to set internal current regulation limit. See <a href="#">Section 7.3.3.2</a> .
PAD	—	—	Thermal pad. Connect to system ground.

(1) PWR = power, I = input, O = output, NC = no connection, OD = open-drain

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Power supply pin voltage	VM	−0.3	40	V
Voltage difference between ground pins	GND, PGND	−0.3	0.3	V
Charge pump pin voltage	CPH, VCP	$V_{VM} - 0.3$	$V_{VM} + 7$	V
Charge pump low-side pin voltage	CPL	−0.3	$V_{VM} + 0.3$	V
Logic pin voltage	EN/IN1, IMODE, nSLEEP, PH/IN2, PMODE	−0.3	5.75	V
Open-drain output pin voltage	nFAULT	−0.3	5.75	V
Output pin voltage	OUT1, OUT2	−0.9	$V_{VM} + 0.9$	V
Output pin current	OUT1, OUT2	Internally Limited	Internally Limited	A
Proportional current output pin voltage	IPROPI	−0.3	5.75	V
		−0.3	$V_{VM} + 0.3$	V
Reference input pin voltage	VREF	−0.3	5.75	V
Ambient temperature, $T_A$		−40	125	°C
Junction temperature, $T_J$		−40	150	°C
Storage temperature, $T_{stg}$		−65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

				VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>		±2000	V
		Charged device model (CDM), per AEC Q100-011	Corner pins	±750	
			Other pins	±500	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

over operating temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
$V_{VM}$	Power supply voltage	VM	4.5		37	V
$V_{IN}$	Logic input voltage	EN/IN1, MODE, nSLEEP, PH/IN2	0		5.5	V
$f_{PWM}$	PWM frequency	EN/IN1, PH/IN2	0		100	kHz
$V_{OD}$	Open drain pullup voltage	nFAULT	0		5.5	V
$I_{OD}$	Open drain output current	nFAULT	0		5	mA
$I_{OUT}^{(1)}$	Peak output current	OUT1, OUT2	0		6	A
$I_{IPROPI}$	Current sense output current	IPROPI	0		3	mA
$V_{VREF}$	Current limit reference voltage	VREF	0		3.6	V
$T_A$	Operating ambient temperature		−40		125	°C
$T_J$	Operating junction temperature		−40		150	°C

- (1) Power dissipation and thermal limits must be observed

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		DRV8874-Q1	UNIT
		PWP (HTSSOP)	
		16 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	36.0	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	27.3	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	11.1	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.4	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	11.0	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.7	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics


4.5 V ≤ V<sub>VM</sub> ≤ 37 V, −40°C ≤ T<sub>J</sub> ≤ 150°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>POWER SUPPLIES (VCP, VM)</b>						
I <sub>VMQ</sub>	VM sleep mode current	V <sub>VM</sub> = 13.5 V, nSLEEP = 0 V, T <sub>J</sub> = 25°C		0.75	1	μA
		nSLEEP = 0 V			5	μA
I <sub>VM</sub>	VM active mode current	V <sub>VM</sub> = 13.5 V, nSLEEP = 5 V, EN/IN1 = PH/IN2 = 0 V		3	7	mA
t <sub>WAKE</sub>	Turnon time	V <sub>VM</sub> > V <sub>UVLO</sub> , nSLEEP = 5 V to active			1	ms
t <sub>SLEEP</sub>	Turnoff time	nSLEEP = 0 V to sleep mode			1	ms
V <sub>VCP</sub>	Charge pump regulator voltage	VCP with respect to VM, V <sub>VM</sub> = 13.5 V		5		V
f <sub>VCP</sub>	Charge pump switching frequency			400		kHz
<b>LOGIC-LEVEL INPUTS (EN/IN1, PH/IN2, nSLEEP)</b>						
V <sub>IL</sub>	Input logic low voltage	V <sub>VM</sub> < 5 V	0		0.7	V
		V <sub>VM</sub> ≥ 5 V	0		0.8	
V <sub>IH</sub>	Input logic high voltage		1.5		5.5	V
V <sub>HYS</sub>	Input hysteresis			200		mV
		nSLEEP		50		mV
I <sub>IL</sub>	Input logic low current	V <sub>I</sub> = 0 V	−5		5	μA
I <sub>IH</sub>	Input logic high current	V <sub>I</sub> = 5 V		50	75	μA
R <sub>PD</sub>	Input pulldown resistance	To GND		100		kΩ
<b>TRI-LEVEL INPUTS (PMODE)</b>						
V <sub>TIL</sub>	Tri-level input logic low voltage		0		0.65	V
V <sub>TIZ</sub>	Tri-level input Hi-Z voltage	4.5 V < V <sub>VM</sub> < 5.5 V	0.9	1.0	1.1	V
		5.5 V ≤ V <sub>VM</sub> ≤ 37 V	0.9	1.1	1.2	
V <sub>TIH</sub>	Tri-level input logic high voltage		1.5		5.5	V
I <sub>TIL</sub>	Tri-level input logic low current	V <sub>I</sub> = 0 V	−50	−32		μA
I <sub>TIZ</sub>	Tri-level input Hi-Z current	V <sub>I</sub> = 1.1 V	−10		10	μA
I <sub>TIH</sub>	Tri-level input logic high current	V <sub>I</sub> = 5 V		113	150	μA
R <sub>TPD</sub>	Tri-level pulldown resistance	To GND		44		kΩ
R <sub>TPU</sub>	Tri-level pullup resistance	To internal 5 V		156		kΩ
<b>QUAD-LEVEL INPUTS (IMODE)</b>						
V <sub>QI2</sub>	Quad-level input level 1	Voltage to set quad-level 1	0		0.45	V
R <sub>QI2</sub>	Quad-level input level 2	Resistance to GND to set quad-level 2	18.6	20	21.4	kΩ


4.5 V ≤ V<sub>VM</sub> ≤ 37 V, −40°C ≤ T<sub>J</sub> ≤ 150°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>QI3</sub>	Quad-level input level 3	Resistance to GND to set quad-level 3	57.6	62	66.4	kΩ
V <sub>QI4</sub>	Quad-level input level 4	Voltage to set quad-level 4	2.5		5.5	V
R <sub>QPD</sub>	Quad-level pulldown resistance	To GND		136		kΩ
R <sub>QPU</sub>	Quad-level pullup resistance	To internal 5 V		68		kΩ
<b>OPEN-DRAIN OUTPUTS (nFAULT)</b>						
V <sub>OL</sub>	Output logic low voltage	I <sub>OD</sub> = 5 mA			0.3	V
I <sub>OZ</sub>	Output logic high current	V <sub>OD</sub> = 5 V	−2		2	μA
<b>DRIVER OUTPUTS (OUT1, OUT2)</b>						
R <sub>DS(on)_HS</sub>	High-side MOSFET on resistance	V <sub>VM</sub> = 13.5 V, I <sub>O</sub> = 2 A, T <sub>J</sub> = 25°C		100	120	mΩ
		V <sub>VM</sub> = 13.5 V, I <sub>O</sub> = 2 A, T <sub>J</sub> = 150°C		160	190	mΩ
R <sub>DS(on)_LS</sub>	Low-side MOSFET on resistance	V <sub>VM</sub> = 13.5 V, I <sub>O</sub> = −2 A, T <sub>J</sub> = 25°C		100	120	mΩ
		V <sub>VM</sub> = 13.5 V, I <sub>O</sub> = −2 A, T <sub>J</sub> = 150°C		160	190	mΩ
V <sub>SD</sub>	Body diode forward voltage	I <sub>SD</sub> = 1 A		0.9		V
t <sub>RISE</sub>	Output rise time	V <sub>VM</sub> = 13.5 V, OUTx rising 10% to 90%		500		ns
t <sub>FALL</sub>	Output fall time	V <sub>VM</sub> = 13.5 V, OUTx falling 90% to 10%		500		ns
t <sub>PD</sub>	Input to output propagation delay	EN/IN1, PH/IN2 to OUTx, 200 Ω from OUTx to GND		1.75		μs
t <sub>DEAD</sub>	Output dead time	Body diode conducting		750		ns
<b>CURRENT SENSE AND REGULATION (IPROPI, VREF)</b>						
A <sub>IPROPI</sub>	Current mirror scaling factor			450		μA/A
A <sub>ERR</sub> <sup>(1)</sup>	Current mirror scaling error	I <sub>OUT</sub> < 0.4 A 5.5 V ≤ V <sub>VM</sub> ≤ 37 V	−30		30	mA
		0.4 A ≤ I <sub>OUT</sub> < 1 A 5.5 V ≤ V <sub>VM</sub> ≤ 37 V	−7.5		7.5	%
		1 A ≤ I <sub>OUT</sub> < 2 A 5.5 V ≤ V <sub>VM</sub> ≤ 37 V	−6		6	
		2 A ≤ I <sub>OUT</sub> ≤ 4 A 5.5 V ≤ V <sub>VM</sub> ≤ 37 V	−5.5		5.5	
t <sub>OFF</sub>	Current regulation off time			25		μs
t <sub>DELAY</sub>	Current sense delay time			6		μs
t <sub>DEG</sub>	Current regulation deglitch time			1.7		μs
t <sub>BLK</sub>	Current regulation blanking time			2.7		μs
<b>PROTECTION CIRCUITS</b>						
V <sub>UVLO</sub>	Supply undervoltage lockout (UVLO)	V <sub>VM</sub> rising	4.3	4.45	4.6	V
		V <sub>VM</sub> falling	4.2	4.35	4.5	V
V <sub>UVLO_HYS</sub>	Supply UVLO hysteresis			100		mV
t <sub>UVLO</sub>	Supply undervoltage deglitch time			10		μs
V <sub>CPUV</sub>	Charge pump undervoltage lockout	VCP with respect to VM, V <sub>VCP</sub> falling		2.25		V
I <sub>OCP</sub>	Overcurrent protection trip point		6	10		A
t <sub>OCP</sub>	Overcurrent protection deglitch time			3		μs
t <sub>RETRY</sub>	Overcurrent protection retry time			2		ms
T <sub>TSD</sub>	Thermal shutdown temperature		160	175	190	°C
T <sub>HYS</sub>	Thermal shutdown hysteresis			20		°C


(1) At low currents, the IPROPI output has a fixed offset error with respect to the I<sub>OUT</sub> current through the low-side power MOSFETs.

**Figure 6-1. Timing Parameter Diagram**


## 6.6 Typical Characteristics




**Figure 6-2. Sleep Current ( $I_{VMQ}$ ) vs. Supply Voltage ( $V_{VM}$ )**




**Figure 6-3. Sleep Current ( $I_{VMQ}$ ) vs. Junction Temperature**




**Figure 6-4. Active Current ( $I_{VM}$ ) vs. Supply Voltage ( $V_{VM}$ )**




**Figure 6-5. Active Current ( $I_{VM}$ ) vs. Junction Temperature**




**Figure 6-6. Low-Side  $R_{DS(on)}$  vs. Junction Temperature**



**Figure 6-7. High-Side  $R_{DS(on)}$  vs. Junction Temperature**



**Figure 6-8. OUT1 Current Sense Error vs. Junction Temperature**



**Figure 6-9. OUT2 Current Sense Error vs. Junction Temperature**



## 7 Detailed Description


### 7.1 Overview

The DRV887x-Q1 family of devices are brushed DC motor drivers that operate from 4.5 to 37-V supporting a wide range of output load currents for various types of motors and loads. The devices integrate an H-bridge output power stage that can be operated in different control modes set by the PMODE pin setting. This allows for driving a single bidirectional brushed DC motor, two unidirectional brushed DC motors, or other output load configurations. The devices integrate a charge pump regulator to support more efficient high-side N-channel MOSFETs and 100% duty cycle operation. The devices operate from a single power supply input (VM) which can be directly connected to a battery or DC voltage supply. The nSLEEP pin provides an ultra-low power mode to minimize current draw during system inactivity.

The DRV887x-Q1 family of devices also integrate current sense output using current mirrors on the low-side power MOSFETs. The IPROPI pin sources a small current that is proportional to the current in the MOSFETs. This current can be converted to a proportional voltage using an external resistor ( $R_{IPROPI}$ ). The integrated current sensing allows the DRV887x-Q1 devices to limit the output current with a fixed off-time PWM chopping scheme and provide load information to the external controller to detect changes in load or stall conditions. The integrated current sensing outperforms traditional external shunt resistor sensing by providing current information even during the off-time slow decay recirculating period and removing the need for an external power shunt resistor. The off-time PWM current regulation level can be configured during motor operation through the VREF pin to limit the load current accordingly to the system demands.

A variety of integrated protection features protect the device in the case of a system fault. These include undervoltage lockout (UVLO), charge pump undervoltage (CPUV), overcurrent protection (OCP), and overtemperature shutdown (TSD). Fault conditions are indicated on the nFAULT pin.

### 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 External Components

Table 7-1 lists the recommended external components for the device.

**Table 7-1. Recommended External Components**


COMPONENT	PIN 1	PIN 2	RECOMMENDED
$C_{VM1}$	VM	GND	0.1- $\mu$ F, low ESR ceramic capacitor, VM-rated.
$C_{VM2}$	VM	GND	Section 9.1, VM-rated.
$C_{VCP}$	VCP	VM	X5R or X7R, 100-nF, 16-V ceramic capacitor
$C_{FLY}$	CPH	CPL	X5R or X7R, 22-nF, VM-rated ceramic capacitor
$R_{IMODE}$	IMODE	GND	See Section 7.3.3.2.
$R_{PMODE}$	PMODE	GND	See Section 7.3.2.
$R_{nFAULT}$	VCC	nFAULT	Pullup resistor, $I_{OD} \leq 5$ -mA
$R_{IPROPI}$	IPROPI	GND	See Section 7.3.3.1.

### 7.3.2 Control Modes

The DRV887x-Q1 family of devices provides three modes to support different control schemes with the EN/IN1 and PH/IN2 pins. The control mode is selected through the PMODE pin with either logic low, logic high, or setting the pin Hi-Z as shown in Table 7-2. The PMODE pin state is latched when the device is enabled through the nSLEEP pin. The PMODE state can be changed by taking the nSLEEP pin logic low, waiting the  $t_{SLEEP}$  time, changing the PMODE pin input, and then enabling the device by taking the nSLEEP pin back logic high.

**Table 7-2. PMODE Functions**

PMODE STATE	CONTROL MODE
PMODE = Logic Low	PH/EN
PMODE = Logic High	PWM
PMODE = Hi-Z	Independent Half-Bridge



**Figure 7-1. H-Bridge States**

The inputs can accept static or pulse-width modulated (PWM) voltage signals for either 100% or PWM drive modes. The device input pins can be powered before VM is applied with no issues. By default, the EN/IN1 and PH/IN2 pins have an internal pulldown resistor to ensure the outputs are Hi-Z if no inputs are present.

The sections below show the truth table for each control mode. Note that these tables do not take into account the internal current regulation feature. Additionally, the DRV887x-Q1 family of devices automatically handles the dead-time generation when switching between the high-side and low-side MOSFET of a half-bridge.

Figure 7-1 describes the naming and configuration for the various H-bridge states.

### 7.3.2.1 PH/EN Control Mode (PMODE = Logic Low)

When the PMODE pin is logic low on power up, the device is latched into PH/EN mode. PH/EN mode allows for the H-bridge to be controlled with a speed and direction type of interface. The truth table for PH/EN mode is shown in Table 7-3.

**Table 7-3. PH/EN Control Mode**

nSLEEP	EN	PH	OUT1	OUT2	DESCRIPTION
0	X	X	Hi-Z	Hi-Z	Sleep, (H-Bridge Hi-Z)
1	0	X	L	L	Brake, (Low-Side Slow Decay)
1	1	0	L	H	Reverse (OUT2 → OUT1)
1	1	1	H	L	Forward (OUT1 → OUT2)

### 7.3.2.2 PWM Control Mode (PMODE = Logic High)

When the PMODE pin is logic high on power up, the device is latched into PWM mode. PWM mode allows for the H-bridge to enter the Hi-Z state without taking the nSLEEP pin logic low. The truth table for PWM mode is shown in Table 7-4.

**Table 7-4. PWM Control Mode**

nSLEEP	IN1	IN2	OUT1	OUT2	DESCRIPTION
0	X	X	Hi-Z	Hi-Z	Sleep, (H-Bridge Hi-Z)
1	0	0	Hi-Z	Hi-Z	Coast, (H-Bridge Hi-Z)
1	0	1	L	H	Reverse (OUT2 → OUT1)
1	1	0	H	L	Forward (OUT1 → OUT2)
1	1	1	L	L	Brake, (Low-Side Slow Decay)

### 7.3.2.3 Independent Half-Bridge Control Mode (PMODE = Hi-Z)

When the PMODE pin is Hi-Z on power up, the device is latched into independent half-bridge control mode. This mode allows for each half-bridge to be directly controlled in order to support high-side slow decay or driving two independent loads. The truth table for independent half-bridge mode is shown in Table 7-5.

In independent half-bridge control mode, current sensing and feedback are still available, but the internal current regulation is disabled since each half-bridge is operating independently. Additionally, if both low-side MOSFETs are conducting current at the same time, the IPROPI scaled output will be the sum of the currents. See Section 7.3.3 for more information.

**Table 7-5. Independent Half-Bridge Control Mode**

nSLEEP	INx	OUTx	DESCRIPTION
0	X	Hi-Z	Sleep, (H-Bridge Hi-Z)
1	0	L	OUTx Low-Side On
1	1	H	OUTx High-Side On

### 7.3.3 Current Sense and Regulation

The DRV887x-Q1 family of devices integrate current sensing, regulation, and feedback. These features allow for the device to sense the output current without an external sense resistor or sense circuitry reducing system size, cost, and complexity. This also allows for the devices to limit the output current in the case of motor stall or high torque events and give detailed feedback to the controller about the load current through a current proportional output.

#### 7.3.3.1 Current Sensing

The IPROPI pin outputs an analog current proportional to the current flowing through the low-side power MOSFETs in the H-bridge scaled by  $A_{IPROPI}$ . The IPROPI output current can be calculated by Equation 1. The  $I_{LSx}$  in Equation 1 is only valid when the current flows from drain to source in the low-side MOSFET. If current flows from source to drain, the value of  $I_{LSx}$  for that channel is zero. For instance, if the bridge is in the brake, slow-decay state, then the current out of IPROPI is only proportional to the current in one of the low-side MOSFETs.


$$I_{PROPI} (\mu A) = (I_{LS1} + I_{LS2}) (A) \times A_{IPROPI} (\mu A/A) \quad (1)$$

The current is measured by an internal current mirror architecture that removes the needs for an external power sense resistor. Additionally, the current mirror architecture allows for the motor winding current to be sensed in both the drive and brake low-side slow-decay periods allowing for continuous current monitoring in typical bidirectional brushed DC motor applications. In coast mode, the current is freewheeling and cannot be sensed because it flows from source to drain. However, the current can be sampled by briefly reenabling the driver in either drive or slow-decay modes and measuring the current before switching back to coast mode again. In the case of independent PWM mode and both low-side MOSFETs are carrying current, the IPROPI output will be the sum of the two low-side MOSFET currents.

The IPROPI pin should be connected to an external resistor ( $R_{IPROPI}$ ) to ground in order to generate a proportional voltage ( $V_{IPROPI}$ ) on the IPROPI pin with the  $I_{IPROPI}$  analog current output. This allows for the load current to be measured as the voltage drop across the  $R_{IPROPI}$  resistor with a standard analog to digital converter (ADC). The  $R_{IPROPI}$  resistor can be sized based on the expected load current in the application so that the full range of the controller ADC is utilized. Additionally, the DRV887x-Q1 devices implement an internal IPROPI voltage clamp circuit to limit  $V_{IPROPI}$  with respect to  $V_{VREF}$  on the VREF pin and protect the external ADC in case of output overcurrent or unexpected high current events.

The corresponding IPROPI voltage to the output current can be calculated by Equation 2.

$$V_{IPROPI} (V) = I_{PROPI} (A) \times R_{IPROPI} (\Omega) \quad (2)$$



Copyright © 2017, Texas Instruments Incorporated

**Figure 7-2. Integrated Current Sensing**

The IPROPI output bandwidth is limited by the sense delay time ( $t_{\text{DELAY}}$ ) of the DRV887x-Q1 internal current sensing circuit. This time is the delay from the low-side MOSFET enable command (from the INx of PH/EN pins) to the IPROPI output being ready. If the device is alternating between drive and slow-decay (brake) in an H-bridge PWM pattern then the low-side MOSFET sensing the current is continuously on and the sense delay time has no impact to the IPROPI output. If a command on the INx or PH/EN pins disables the low-side MOSFETs (according to the logic tables in [Section 7.3.2](#)), the IPROPI output will disable with the input logic signal. Although the low-side MOSFETs may still conduct current as they disable according to the device slew rate (noted in the Electrical Characteristics table by  $t_{\text{RISE}}$  time), IPROPI will not represent the current in the low-side MOSFETs during this turnoff time.

### 7.3.3.2 Current Regulation

The DRV887x-Q1 family of devices integrate current regulation using either a fixed off-time or cycle-by-cycle PWM current chopping scheme. The current chopping scheme is selectable through the IMODE quad-level input. This allows the devices to limit the output current in case of motor stall, high torque, or other high current load events.

The IMODE level can be set by leaving the pin floating (Hi-Z), connecting the pin to GND, or connecting a resistor between IMODE and GND. The IMODE pin state is latched when the device is enabled through the nSLEEP pin. The IMODE state can be changed by taking the nSLEEP pin logic low, waiting the  $t_{\text{SLEEP}}$  time, changing the IMODE pin input, and then enabling the device by taking the nSLEEP pin back logic high. The IMODE input is also used to select the device response to an overcurrent event. See more details in the [Section 7.3.4](#) section.

The internal current regulation can be disabled by tying IPROPI to GND and setting the VREF pin voltage greater than GND (if current feedback is not required). If current feedback is required and current regulation is not required, set  $V_{\text{VREF}}$  and  $R_{\text{IPROPI}}$  such that  $V_{\text{IPROPI}}$  never reaches the  $V_{\text{VREF}}$  threshold. For proper operation of the current regulation circuit,  $V_{\text{VREF}}$  must be within the range of the VREF pin specified in the Recommended Operating Conditions table. In independent half-bridge control mode (PMODE = Hi-Z), the internal current regulation is automatically disabled since the outputs are operating independently and the current sense and regulation is shared between half-bridges.

**Table 7-6. IMODE Functions**

IMODE STATE		IMODE FUNCTION		nFAULT Response
		Current Chopping Mode	Overcurrent Response	
Quad-Level 1	$R_{\text{IMODE}} = \text{GND}$	Fixed Off-Time	Automatic Retry	Overcurrent Only
Quad-Level 2	$R_{\text{IMODE}} = 20 \text{ k}\Omega \text{ to GND}$	Cycle-By-Cycle	Automatic Retry	Current Chopping and Overcurrent
Quad-Level 3	$R_{\text{IMODE}} = 62 \text{ k}\Omega \text{ to GND}$	Cycle-By-Cycle	Outputs Latched Off	Current Chopping and Overcurrent
Quad-Level 4	$R_{\text{IMODE}} = \text{Hi-Z}$	Fixed Off-Time	Outputs Latched Off	Overcurrent Only

The current chopping threshold ( $I_{\text{TRIP}}$ ) is set through a combination of the VREF voltage ( $V_{\text{VREF}}$ ) and IPROPI output resistor ( $R_{\text{IPROPI}}$ ). This is done by comparing the voltage drop across the external  $R_{\text{IPROPI}}$  resistor to  $V_{\text{VREF}}$  with an internal comparator.

$$I_{\text{TRIP}} (\text{A}) \times A_{\text{IPROPI}} (\mu\text{A/A}) = V_{\text{VREF}} (\text{V}) / R_{\text{IPROPI}} (\Omega) \quad (3)$$

For example, if  $V_{\text{VREF}} = 2.5 \text{ V}$ ,  $R_{\text{IPROPI}} = 1500 \Omega$ , and  $A_{\text{IPROPI}} = 450 \mu\text{A/A}$ , then  $I_{\text{TRIP}}$  will be approximately 3.7 A.

When the  $I_{\text{TRIP}}$  threshold is exceeded, the outputs will enter a current chopping mode according to the IMODE setting. The  $I_{\text{TRIP}}$  comparator has both a blanking time ( $t_{\text{BLK}}$ ) and a deglitch time ( $t_{\text{DEG}}$ ). The internal blanking time helps to prevent voltage and current transients during output switching from effecting the current regulation. These transients may be caused by a capacitor inside the motor or on the connections to the motor terminals. The internal deglitch time ensures that transient conditions do not prematurely trigger the current regulation. In certain cases where the transient conditions are longer than the deglitch time, placing a 10-nF capacitor on the IPROPI pin, close to the DRV887x-Q1, will help filter the transients on IPROPI output so current regulation does


not prematurely trigger. The capacitor value can be adjusted as needed, however large capacitor values may slow down the response time of the current regulation circuitry.

The  $A_{ERR}$  parameter in the Electrical Characteristics table is the error associated with the  $A_{IPROPI}$  gain. It indicates the combined effect of offset error added to the  $I_{OUT}$  current and gain error.

### 7.3.3.2.1 Fixed Off-Time Current Chopping

In the fixed off-time mode, the H-bridge enters a brake/low-side slow decay state (both low-side MOSFETs ON) for  $t_{OFF}$  duration after  $I_{OUT}$  exceeds  $I_{TRIP}$ . After  $t_{OFF}$  the outputs are re-enabled according to the control inputs unless  $I_{OUT}$  is still greater than  $I_{TRIP}$ . If  $I_{OUT}$  is still greater than  $I_{TRIP}$ , the H-bridge will enter another period of brake/low-side slow decay for  $t_{OFF}$ . If the state of the EN/IN1 or PH/IN2 control pin inputs changes during the  $t_{OFF}$  time, the remainder of the  $t_{OFF}$  time is ignored, and the outputs will again follow the inputs.


The fixed off-time mode allows for a simple current chopping scheme without involvement from the external controller. This is shown in [Figure 7-3](#). Fixed off-time mode will support 100% duty cycle current regulation since the H-bridge automatically enables after the  $t_{OFF}$  period and does not require a new control input edge on the EN/IN1 or PH/IN2 pins to reset the outputs.



**Figure 7-3. Off-Time Current-Regulation**


### 7.3.3.2.2 Cycle-By-Cycle Current Chopping

In cycle-by-cycle mode, the H-bridge enters a brake, low-side slow decay state (both low-side MOSFETs ON) after  $I_{OUT}$  exceeds  $I_{TRIP}$  until the next control input edge on the EN/IN1 or PH/IN2 pins. This allows for additional control of the current chopping scheme by the external controller. This is shown in [Figure 7-4](#). Cycle-by-cycle mode will not support 100% duty cycle current regulation as a new control input edge is required to reset the outputs after the brake, low-side slow decay state has been entered.



**Figure 7-4. Cycle-By-Cycle Current Regulation**


In cycle-by-cycle mode, the device will also indicate whenever the H-bridge enters internal current chopping by pulling the nFAULT pin low. This can be used to determine when the device outputs will differ from the control inputs or the load has reached the  $I_{TRIP}$  threshold. This is shown in [Figure 7-5](#). nFAULT will be released whenever the next control input edge is received by the device and the outputs are reset.



**Figure 7-5. Cycle-By-Cycle Current Regulation Where nFAULT Acts as Current Chopping Indicator**

No device functionality is affected when the nFAULT pin is pulled low for the current chopping indicator. The nFAULT pin is only used as an indicator and the device will continue normal operation. To distinguish a device fault (outlined in the [Section 7.3.4](#) section) from the current chopping indicator, the nFAULT pin can be compared with the control inputs. The current chopping indicator can only assert when the control inputs are commanding a forward or reverse drive state ([Figure 7-1](#)). If the nFAULT pin behavior deviates from the operation shown in [Figure 7-5](#) then one of the following situations has occurred:

- If a device fault has occurred, then the nFAULT pin pulls low to indicate a fault condition rather than current chopping. Depending on the device fault, nFAULT may remain low even when the control inputs are commanding the high-Z or slow-decay states.
- When the control inputs transition from drive to slow decay, the nFAULT pin will go high for  $t_{BLK}$  *then be pulled low again if  $I_{OUT} > I_{TRIP}$* . This may be caused by a PWM frequency or duty cycle on the control inputs with a off-time that is too short for the  $I_{OUT}$  current to decay below the  $I_{TRIP}$  threshold. [Figure 7-6](#) shows an example of this condition. The condition  $I_{OUT} > I_{TRIP}$  can be viewed on an oscilloscope as  $V_{IPROPI} > V_{REF}$ .



Chan. 1 = EN      Chan. 2 = nFAULT  
Chan. 3 = VREF    Chan. 4 = IPROPI

Figure 7-6. nFAULT Pin When  $V_{IPROPI} > V_{VREF}$  with PH/EN Mode and PWM Signal on EN Pin



### 7.3.4 Protection Circuits

The DRV887x-Q1 family of devices are fully protected against supply undervoltage, charge pump undervoltage, output overcurrent, and device overtemperature events.

#### 7.3.4.1 VM Supply Undervoltage Lockout (UVLO)

If at any time the supply voltage on the VM pin falls below the undervoltage lockout threshold voltage ( $V_{UVLO}$ ), all MOSFETs in the H-bridge will be disabled and the nFAULT pin driven low. The charge pump is disabled in this condition. Normal operation will resume when the undervoltage condition is removed and VM rises above the  $V_{UVLO}$  threshold.

#### 7.3.4.2 VCP Charge Pump Undervoltage Lockout (CPUV)

If at any time the charge pump voltage on the VCP pin falls below the undervoltage lockout threshold voltage ( $V_{CPUV}$ ), all MOSFETs in the H-bridge will be disabled and the nFAULT pin driven low. Normal operation will resume when the undervoltage condition is removed and VCP rises above the  $V_{CPUV}$  threshold.

#### 7.3.4.3 OUTx Overcurrent Protection (OCP)

An analog current limit circuit on each MOSFET limits the peak current out of the device even in hard short circuit events.

If the output current exceeds the overcurrent threshold,  $I_{OCP}$ , for longer than  $t_{OCP}$ , all MOSFETs in the H-bridge will be disabled and the nFAULT pin driven low. The overcurrent response can be configured through the IMODE pin as shown in [Table 7-6](#).

In automatic retry mode, the MOSFETs will be disabled and nFAULT pin driven low for a duration of  $t_{RETRY}$ . After  $t_{RETRY}$ , the MOSFETs are re-enabled according to the state of the EN/IN1 and PH/IN2 pins. If the overcurrent condition is still present, the cycle repeats; otherwise normal device operation resumes.

In latched off mode, the MOSFETs will remain disabled and nFAULT pin driven low until the device is reset through either the nSLEEP pin or by removing the VM power supply.

In [Section 7.3.2.3](#), the OCP behavior is slightly modified. If an overcurrent event is detected, only the corresponding half-bridge will be disabled and the nFAULT pin driven low. The other half-bridge will continue normal operation. This allows for the device to manage independent fault events when driving independent loads. If an overcurrent event is detected in both half-bridges, both half-bridges will be disabled and the nFAULT pin driven low. In automatic retry mode, both half-bridges share the same overcurrent retry timer. If an overcurrent event occurs first in one half-bridge and then later in the secondary half-bridge, but before  $t_{RETRY}$  has expired, the retry timer for the first half-bridge will be reset to  $t_{RETRY}$  and both half-bridges will enable again after the retry timer expires.

#### 7.3.4.4 Thermal Shutdown (TSD)

If the die temperature exceeds the overtemperature limit  $T_{TSD}$ , all MOSFET in the H-bridge will be disabled and the nFAULT pin driven low. Normal operation will resume when the overtemperature condition is removed and the die temperature drops below the  $T_{TSD}$  threshold.

#### 7.3.4.5 Fault Condition Summary

**Table 7-7. Fault Condition Summary**

FAULT	CONDITION	REPORT	H-BRIDGE	RECOVERY
$I_{TRIP}$ Indicator	CBC Mode & $I_{OUT} > I_{TRIP}$	nFAULT	Active Low-Side Slow Decay	Control Input Edge
VM Undervoltage Lockout (UVLO)	$VM < V_{UVLO}$	nFAULT	Disabled	$VM > V_{UVLO}$
VCP Undervoltage Lockout (CPUV)	$VCP < V_{CPUV}$	nFAULT	Disabled	$VCP > V_{CPUV}$
Overcurrent (OCP)	$I_{OUT} > I_{OCP}$	nFAULT	Disabled	$t_{RETRY}$ or Reset (Set by IMODE)
Thermal Shutdown (TSD)	$T_J > T_{TSD}$	nFAULT	Disabled	$T_J < T_{TSD} - T_{HYS}$

## 7.3.5 Pin Diagrams

### 7.3.5.1 Logic-Level Inputs

Figure 7-7 shows the input structure for the logic-level input pins EN/IN1, PH/IN2, and nSLEEP.




Figure 7-7. Logic-Level Input

### 7.3.5.2 Tri-Level Inputs

Figure 7-8 shows the input structure for the tri-level input pin PMODE.




Figure 7-8. PMODE Tri-Level Input

### 7.3.5.3 Quad-Level Inputs

Figure 7-9 shows the input structure for the quad-level input pin IMODE.




Figure 7-9. Quad-Level Input

## 7.4 Device Functional Modes

The DRV887x-Q1 family of devices have several different modes of operation depending on the system inputs.

### 7.4.1 Active Mode

After the supply voltage on the VM pin has crossed the undervoltage threshold  $V_{UVLO}$ , the nSLEEP pin is logic high, and  $t_{WAKE}$  has elapsed, the device enters its active mode. In this mode, the H-bridge, charge pump, and internal logic are active and the device is ready to receive inputs. The input control mode (PMODE) and current control modes (IMODE) will be latched when the device enters active mode.

### 7.4.2 Low-Power Sleep Mode

The DRV887x-Q1 family of devices support a low power mode to reduce current consumption from the VM pin when the driver is not active. This mode is entered by setting the nSLEEP pin logic low and waiting for  $t_{SLEEP}$  to elapse. In sleep mode, the H-bridge, charge pump, internal 5-V regulator, and internal logic are disabled. The

device relies on a weak pulldown to ensure all of the internal MOSFETs remain disabled. The device will not respond to any inputs besides nSLEEP while in low-power sleep mode.

### 7.4.3 Fault Mode

The DRV887x-Q1 family of devices enter a fault mode when a fault is encountered. This is utilized to protect the device and the output load. The device behavior in the fault mode is described in [Table 7-7](#) and depends on the fault condition. The device will leave the fault mode and re-enter the active mode when the recovery condition is met.

## 8 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The DRV887x-Q1 family of devices can be used in a variety of applications that require either a half-bridge or H-bridge power stage configuration. Common application examples include brushed DC motors, solenoids, and actuators. The device can also be utilized to drive many common passive loads such as LEDs, resistive elements, relays, etc. The application examples below will highlight how to use the device in bidirectional current control applications requiring an H-bridge driver and dual unidirectional current control applications requiring two half-bridge drivers.

### 8.2 Typical Application

#### 8.2.1 Primary Application

In the primary application example, the device is configured to drive a bidirectional current through an external load (such as a brushed DC motor) using an H-bridge configuration. The H-bridge polarity and duty cycle are controlled with a PWM and IO resource from the external controller to the EN/IN1 and PH/IN2 pins. The device is configured for the PH/EN control mode by tying the PMODE pin to GND. The current limit threshold ( $I_{TRIP}$ ) is generated with an external resistor divider from the control logic supply voltage ( $V_{CC}$ ). The device is configured for the fixed off-time current regulation scheme by tying the IMODE pin to GND. The load current is monitored with an ADC from the controller to detect the voltage across  $R_{IPROPI}$ .




Figure 8-1. Typical Application Schematic

#### 8.2.1.1 Design Requirements

Table 8-1. Design Parameters

REFERENCE	DESIGN PARAMETER	EXAMPLE VALUE
$V_M$	Motor and driver supply voltage	13.5 V

**Table 8-1. Design Parameters (continued)**

REFERENCE	DESIGN PARAMETER	EXAMPLE VALUE
V <sub>CC</sub>	Controller supply voltage	3.3 V
I <sub>RMS</sub>	Output RMS current	0.5 A
f <sub>PWM</sub>	Switching frequency	20 kHz
I <sub>TRIP</sub>	Current regulation trip point	1 A
A <sub>IPROPI</sub>	Current sense scaling factor	450 μA/A
R <sub>IPROPI</sub>	IPROPI external resistor	5.6 kΩ
V <sub>REF</sub>	Current regulation reference voltage	2.5 V
V <sub>ADC</sub>	Controller ADC reference voltage	2.5 V
R <sub>REF1</sub>	VREF external resistor	16 kΩ
R <sub>REF2</sub>	VREF external resistor	50 kΩ
T <sub>A</sub>	PCB ambient temperature	–20 to 85 °C
T <sub>J</sub>	Device max junction temperature	150 °C
R <sub>θJA</sub>	Device junction to ambient thermal resistance	35 °C/W

### 8.2.1.2 Detailed Design Procedure

#### 8.2.1.2.1 Current Sense and Regulation

The DRV887x-Q1 family of devices provide integrated regulation and sensing out the output current.

The current sense feedback is configured by scaling the R<sub>IPROPI</sub> resistor to properly sense the scaled down output current from IPROPI within the dynamic voltage range of the controller ADC. An example of this is shown.

$$R_{IPROPI} \leq V_{ADC} / (I_{TRIP} \times A_{IPROPI}) \quad (4)$$

$$R_{IPROPI} = 5.5 \text{ k}\Omega \leq 2.5 \text{ V} / (1 \text{ A} \times 450 \text{ }\mu\text{A/A}) \quad (5)$$

If V<sub>ADC</sub> = 2.5 V, I<sub>TRIP</sub> = 1 A, and A<sub>IPROPI</sub> = 450 μA/A then to maximize the dynamic IPROPI voltage range an R<sub>IPROPI</sub> of approximately 5.6 kΩ should be selected.

The accuracy tolerance of R<sub>IPROPI</sub> can be selected based on the application requirements. 10%, 5%, 1%, 0.1% are all valid tolerance values. The typical recommendation is 1% for best tradeoff between performance and cost.

The output current regulation trip point (I<sub>TRIP</sub>) is configured with a combination of V<sub>REF</sub> and R<sub>IPROPI</sub>. Since R<sub>IPROPI</sub> was previously calculated and A<sub>IPROPI</sub> is a constant, all that remains is to calculate V<sub>REF</sub>.

$$V_{REF} = R_{IPROPI} \times (I_{TRIP} \times A_{IPROPI}) \quad (6)$$

$$V_{REF} = 2.5 \text{ V} = 5.6 \text{ k}\Omega \times (1 \text{ A} \times 450 \text{ }\mu\text{A/A}) \quad (7)$$

If R<sub>IPROPI</sub> = 5.6 kΩ, I<sub>TRIP</sub> = 1 A, and A<sub>IPROPI</sub> = 450 μA/A then V<sub>REF</sub> should be set to 2.5 V.

V<sub>REF</sub> can be generated with a simple resistor divider (R<sub>REF1</sub> and R<sub>REF2</sub>) from the controller supply voltage. The resistor sizing can be achieved by selecting a value for R<sub>REF1</sub> and calculating the required value for R<sub>REF2</sub>.

#### 8.2.1.2.2 Power Dissipation and Output Current Capability

The output current and power dissipation capabilities of the device are heavily dependent on the PCB design and external system conditions. This section provides some guidelines for calculating these values.

Total power dissipation for the device is composed of three main components. These are the quiescent supply current dissipation, the power MOSFET switching losses, and the power MOSFET R<sub>DS(on)</sub> (conduction) losses. While other factors may contribute additional power losses, these other items are typically insignificant compared to the three main items.

$$P_{TOT} = P_{VM} + P_{SW} + P_{RDS} \quad (8)$$

$P_{VM}$  can be calculated from the nominal supply voltage ( $V_M$ ) and the  $I_{VM}$  active mode current specification.

$$P_{VM} = V_M \times I_{VM} \quad (9)$$

$$P_{VM} = 0.054 \text{ W} = 13.5 \text{ V} \times 4 \text{ mA} \quad (10)$$

$P_{SW}$  can be calculated from the nominal supply voltage ( $V_M$ ), average output current ( $I_{RMS}$ ), switching frequency ( $f_{PWM}$ ) and the device output rise ( $t_{RISE}$ ) and fall ( $t_{FALL}$ ) time specifications.

$$P_{SW} = P_{SW\_RISE} + P_{SW\_FALL} \quad (11)$$

$$P_{SW\_RISE} = 0.5 \times V_M \times I_{RMS} \times t_{RISE} \times f_{PWM} \quad (12)$$

$$P_{SW\_FALL} = 0.5 \times V_M \times I_{RMS} \times t_{FALL} \times f_{PWM} \quad (13)$$

$$P_{SW\_RISE} = 0.0675 \text{ W} = 0.5 \times 13.5 \text{ V} \times 0.5 \text{ A} \times 1 \mu\text{s} \times 20 \text{ kHz} \quad (14)$$

$$P_{SW\_FALL} = 0.0675 \text{ W} = 0.5 \times 13.5 \text{ V} \times 0.5 \text{ A} \times 1 \mu\text{s} \times 20 \text{ kHz} \quad (15)$$

$$P_{SW} = 0.135 \text{ W} = 0.0675 \text{ W} + 0.0675 \text{ W} \quad (16)$$

$P_{RDS}$  can be calculated from the device  $R_{DS(on)}$  and average output current ( $I_{RMS}$ )

$$P_{RDS} = I_{RMS}^2 \times (R_{DS(ON)\_HS} + R_{DS(ON)\_LS}) \quad (17)$$

It should be noted that  $R_{DS(on)}$  has a strong correlation with the device temperature. A curve showing the normalized  $R_{DS(on)}$  with temperature can be found in the Typical Characteristics curves. Assuming a device temperature of 85 °C it can be expected that  $R_{DS(on)}$  will see an increase of ~1.25 based on the normalized temperature data.

$$P_{RDS} = 0.0625 \text{ W} = (0.5 \text{ A})^2 \times (100 \text{ m}\Omega \times 1.25 + 100 \text{ m}\Omega \times 1.25) \quad (18)$$

By adding together the different power dissipation components it can be verified that the expected power dissipation and device junction temperature is within design targets.

$$P_{TOT} = P_{VM} + P_{SW} + P_{RDS} \quad (19)$$

$$P_{TOT} = 0.252 \text{ W} = 0.054 \text{ W} + 0.135 \text{ W} + 0.0625 \text{ W} \quad (20)$$

The device junction temperature can be calculated with the  $P_{TOT}$ , device ambient temperature ( $T_A$ ), and package thermal resistance ( $R_{\theta JA}$ ). The value for  $R_{\theta JA}$  is heavily dependent on the PCB design and copper heat sinking around the device.

$$T_J = (P_{TOT} \times R_{\theta JA}) + T_A \quad (21)$$

$$T_J = 94^\circ\text{C} = (0.252 \text{ W} \times 35^\circ\text{C/W}) + 85^\circ\text{C} \quad (22)$$

It should be ensured that the device junction temperature is within the specified operating region. Other methods exist for verifying the device junction temperature depending on the measurements available.

Additional information on motor driver current ratings and power dissipation can be found in [Section 8.2.1.2.3](#) and [Section 11.1.1](#).

### 8.2.1.2.3 Thermal Performance

The datasheet-specified junction-to-ambient thermal resistance,  $R_{\theta JA}$ , is primarily useful for comparing various drivers or approximating thermal performance. However, the actual system performance may be better or worse than this value depending on PCB stackup, routing, number of vias, and copper area around the thermal pad.

The length of time the driver drives a particular current will also impact power dissipation and thermal performance. This section considers how to design for steady-state and transient thermal conditions.

The data in this section was simulated using the following criteria:

- 2-layer PCB, standard FR4, 1-oz (35  $\mu\text{m}$  copper thickness) or 2-oz copper thickness.
- Top layer: DRV887x-Q1 HTSSOP package footprint and copper plane heatsink. Top layer copper area is varied in simulation.
- Bottom layer: ground plane thermally connected through vias under the thermal pad for DRV887x-Q1. Bottom layer copper area varies with top copper area. Thermal vias are only present under the thermal pad (grid pattern with 1.2mm spacing).
- 4-layer PCB, standard FR4. Outer planes are 1-oz (35  $\mu\text{m}$  copper thickness) or 2-oz copper thickness.
- Top layer: DRV887x-Q1 HTSSOP package footprint and copper plane heatsink. Top layer copper area is varied in simulation. Inner planes were kept at 1-oz.
- Mid layer 1: GND plane thermally connected to DRV887x-Q1 thermal pad through vias. The area of the ground plane is 74.2 mm x 74.2 mm.
- Mid layer 2: power plane, no thermal connection.
- Bottom layer: signal layer with small copper pad underneath DRV887x-Q1 and thermally connected through via stitching from the TOP and internal GND planes. Bottom layer thermal pad is the same size as the package (5 mm x 4.4 mm). Bottom pad size remains constant as top copper plane is varied. Thermal vias are only present under the thermal pad (grid pattern with 1.2mm spacing).

Figure 8-2 shows an example of the simulated board for the HTSSOP package. Table 8-2 shows the dimensions of the board that were varied for each simulation.








Figure 8-2. HTSSOP PCB model top layer

**Table 8-2. Dimension A for 16-pin PWP package**

Cu area (mm <sup>2</sup> )	Dimension A (mm)
2	16.43
4	22.35
8	30.68
16	42.42

**8.2.1.2.3.1 Steady-State Thermal Performance**

"Steady-state" conditions assume that the motor driver operates with a constant RMS current over a long period of time. Figure 8-3, Figure 8-4, Figure 8-5, and Figure 8-6 show how  $R_{\theta JA}$  and  $\Psi_{JB}$  (junction-to-board characterization parameter) change depending on copper area, copper thickness, and number of layers of the PCB for the HTSSOP package. More copper area, more layers, and thicker copper planes decrease  $R_{\theta JA}$  and  $\Psi_{JB}$ , which indicate better thermal performance from the PCB layout.

**Figure 8-3. HTSSOP, 4-layer PCB junction-to-ambient thermal resistance vs copper area****Figure 8-4. HTSSOP, 4-layer PCB junction-to-board characterization parameter vs copper area****Figure 8-5. HTSSOP, 2-layer PCB junction-to-ambient thermal resistance vs copper area****Figure 8-6. HTSSOP, 2-layer PCB junction-to-board characterization parameter vs copper area****8.2.1.2.3.2 Transient Thermal Performance**


The motor driver may experience different transient driving conditions that cause large currents to flow for a short duration of time. These may include

- Motor start-up when the rotor is not yet spinning at full speed.




- Fault conditions when there is a supply or ground short to one of the motor outputs, and the device goes into and out of overcurrent protection.
- Briefly energizing a motor or solenoid for a limited time, then de-energizing.

For these transient cases, the duration of drive time is another factor that impacts thermal performance. In transient cases, the thermal impedance parameter  $Z_{\theta JA}$  denotes the junction-to-ambient thermal performance. Figure 8-7 and Figure 8-8 show the simulated thermal impedances for 1-oz and 2-oz copper layouts for the HTSSOP package. These graphs indicate better thermal performance with short current pulses. For short periods of drive time, the device die size and package dominates the thermal performance. For longer drive pulses, board layout has a more significant impact on thermal performance. Both graphs show the curves for thermal impedance split due to number of layers and copper area as the duration of the drive pulse duration increases. Long pulses can be considered steady-state performance.




**Figure 8-7. HTSSOP package junction-to-ambient thermal impedance for 1-oz copper layouts**




**Figure 8-8. HTSSOP package Junction-to-ambient thermal impedance for 2-oz copper layouts**

### 8.2.1.3 Application Curves




Chan. 1 = VM    Chan. 2 = nFAULT    Chan. 3 = nSLEEP  
Chan. 4 = IOUT

**Figure 8-9. Device Power-up with Supply Voltage (VM) Ramp**




Chan. 1 = VM    Chan. 2 = nFAULT    Chan. 3 = nSLEEP  
Chan. 4 = IOUT

**Figure 8-10. Device Power-up with nSLEEP**




A. Chan. 1 = OUT1    Chan. 2 = OUT2    Chan. 3 = EN/IN1  
Chan. 4 = IOUT

**Figure 8-11. Driver PWM Operation (PH/EN)**




Chan. 1 = OUT1    Chan. 2 = OUT2    Chan. 3 = IPROPI  
Chan. 4 = IOUT

**Figure 8-12. Driver PWM Operation With Current Feedback**




**Figure 8-13. Driver PWM Operation With Current Chopping**



**Figure 8-14. Driver Full On Operation With Current Chopping**

In the alternative application example, the device is configured to drive a unidirectional current through two external loads (such as two brushed DC motors) using a dual half-bridge configuration. The duty cycle of each half-bridge is controlled with a PWM resource from the external controller to the EN/IN1 and PH/IN2 pins. The device is configured for the independent half-bridge control mode by leaving the PMODE pin floating. Since the current regulation scheme is disabled in the independent half-bridge control mode, the VREF pin is tied to  $V_{CC}$ . The combined load current is monitored with an ADC from the controller to detect the voltage across  $R_{IPROPI}$ .



### Figure 8-15. Typical Application Schematic

### 8.2.2.1 Design Requirements

**Table 8-3. Design Parameters**

REFERENCE	DESIGN PARAMETER	EXAMPLE VALUE
V <sub>M</sub>	Motor and driver supply voltage	13.5 V
V <sub>CC</sub>	Controller supply voltage	3.3 V
I <sub>RMS1</sub>	Output 1 RMS current	0.5 A
I <sub>PEAK1</sub>	Output 1 peak current	1 A
I <sub>RMS2</sub>	Output 2 RMS current	0.25 A
I <sub>PEAK2</sub>	Output 2 peak current	0.5 A
f <sub>PWM</sub>	Switching frequency	20 kHz
A <sub>IPROPI</sub>	Current sense scaling factor	450 μA/A
R <sub>IPROPI</sub>	I <sub>PROPI</sub> external resistor	4.9 kΩ
V <sub>ADC</sub>	Controller ADC reference voltage	3.3 V
T <sub>A</sub>	PCB ambient temperature	–20 to 85 °C
T <sub>J</sub>	Device max junction temperature	150 °C
R <sub>θJA</sub>	Device junction to ambient thermal resistance	35 °C/W

### 8.2.2.2 Detailed Design Procedure

Refer to the Primary Application [Section 8.2.1.2](#) section for a detailed design procedure example. The majority of the design concepts apply to the alternative application example. A few changes to the procedure are outlined below.

#### 8.2.2.2.1 Current Sense and Regulation

In the alternative application for two half-bridge loads, the I<sub>PROPI</sub> output will be the combination of the two outputs currents. The current sense feedback resistor R<sub>IPROPI</sub> should be scaled appropriately to stay within the dynamic voltage range of the controller ADC. An example of this is shown

$$R_{I\text{PROPI}} \leq V_{\text{ADC}} / ((I_{\text{PEAK1}} + I_{\text{PEAK2}}) \times A_{I\text{PROPI}}) \quad (23)$$


$$R_{I\text{PROPI}} = 4.9 \text{ k}\Omega \leq 3.3 \text{ V} / ((1 \text{ A} + 0.5 \text{ A}) \times 450 \text{ }\mu\text{A/A}) \quad (24)$$

If V<sub>ADC</sub> = 3.3 V, I<sub>PEAK1</sub> = 1 A, I<sub>PEAK2</sub> = 0.5 A, and A<sub>IPROPI</sub> = then to maximize the dynamic I<sub>PROPI</sub> voltage range an R<sub>IPROPI</sub> of approximately 4.9 kΩ should be selected.

The accuracy tolerance of R<sub>IPROPI</sub> can be selected based on the application requirements. 10%, 5%, 1%, 0.1% are all valid tolerance values. The typical recommendation is 1% for best tradeoff between performance and cost.


In independent half-bridge mode, the internal current regulation of the device is disabled. V<sub>REF</sub> can be set directly to the supply reference for the controller ADC.

### 8.2.2.3 Application Curves



A. Chan. 1 = OUT1    Chan. 2 = OUT2    Chan. 3 = EN/IN1  
Chan. 4 = PH/IN2

**Figure 8-16. Independent Half-Bridge PWM Operation**



A. Chan. 1 = OUT1    Chan. 2 = OUT2    Chan. 3 = EN/IN1  
Chan. 4 = PH/IN2

**Figure 8-17. Independent Half-Bridge PWM Operation**

## 9 Power Supply Recommendations

### 9.1 Bulk Capacitance

Having appropriate local bulk capacitance is an important factor in motor drive system design. Having more bulk capacitance is generally beneficial, while the disadvantages are increased cost and physical size.

The amount of local bulk capacitance needed depends on a variety of factors, including:

- The highest current required by the motor or load
- The capacitance of the power supply and ability to source current
- The amount of parasitic inductance between the power supply and motor system
- The acceptable voltage ripple of the system
- The motor braking method (if applicable)

The inductance between the power supply and motor drive system limits how the rate current can change from the power supply. If the local bulk capacitance is too small, the system responds to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.

The data sheet generally provides a recommended minimum value, but system level testing is required to determine the appropriately sized bulk capacitor.




Figure 9-1. System Supply Parasitics Example

## 10 Layout

### 10.1 Layout Guidelines

Since the DRV887x-Q1 family of devices are integrated power MOSFETs device capable of driving high current, careful attention should be paid to the layout design and external component placement. Some design and layout guidelines are provided below.

- Low ESR ceramic capacitors should be utilized for the VM to GND bypass capacitor, the VCP to VM charge pump storage capacitor, and the charge pump flying capacitor. X5R and X7R types are recommended.
- The VM power supply and VCP, CPH, CPL charge pump capacitors should be placed as close to the device as possible to minimize the loop inductance.
- The VM power supply bulk capacitor can be of ceramic or electrolytic type, but should also be placed as close as possible to the device to minimize the loop inductance.
- VM, OUT1, OUT2, and PGND carry the high current from the power supply to the outputs and back to ground. Thick metal routing should be utilized for these traces as is feasible.
- PGND and GND should connect together directly on the PCB ground plane. They are not intended to be isolated from each other.
- The device thermal pad should be attached to the PCB top layer ground plane and internal ground plane (when available) through thermal vias to maximize the PCB heat sinking.
- A recommended land pattern for the thermal vias is provided in the package drawing section.
- The copper plane area attached to the thermal pad should be maximized to ensure optimal heat sinking.

### 10.2 Layout Example

#### 10.2.1 HTSSOP Layout Example




Figure 10-1. HTSSOP (PWP) Example Layout

## 11 Device and Documentation Support

### 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [Calculating Motor Driver Power Dissipation](#) application report
- Texas Instruments, [Current Recirculation and Decay Modes](#) application report
- Texas Instruments, [PowerPAD™ Made Easy](#) application report
- Texas Instruments, [PowerPAD™ Thermally Enhanced Package](#) application report
- Texas Instruments, [Understanding Motor Driver Current Ratings](#) application report
- Texas Instruments, [Best Practices for Board Layout of Motor Drivers](#) application report
- Texas Instruments, [Motor Drives Layout Guide](#) application report

#### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.3 Community Resources

#### 11.4 Trademarks

All trademarks are the property of their respective owners.



## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




## EXAMPLE BOARD LAYOUT

PWP0016J

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 ([www.ti.com/lit/slma002](http://www.ti.com/lit/slma002)) and SLMA004 ([www.ti.com/lit/slma004](http://www.ti.com/lit/slma004)).
8. Size of metal pad may vary due to creepage requirement.
9. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

## EXAMPLE STENCIL DESIGN

PWP0016J

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	2.75 X 3.97
0.125	2.46 X 3.55 (SHOWN)
0.15	2.25 X 3.24
0.175	2.08 X 3.00

4223595/A 03/2017

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DRV8874QPWPRQ1	ACTIVE	HTSSOP	PWP	16	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	8874Q	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF DRV8874-Q1 :**

- Catalog: [DRV8874](#)


NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.


PWP0016J



# PACKAGE OUTLINE

## PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4223595/A 03/2017

### NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.




**PWP0016J**

## PowerPAD™ TSSOP - 1.2 mm max height

## SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



## SOLDER MASK DETAILS

4223595/A 03/2017

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 ([www.ti.com/lit/slma002](http://www.ti.com/lit/slma002)) and SLMA004 ([www.ti.com/lit/slma004](http://www.ti.com/lit/slma004)).
8. Size of metal pad may vary due to creepage requirement.
9. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

PWP0016J

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	2.75 X 3.97
0.125	2.46 X 3.55 (SHOWN)
0.15	2.25 X 3.24
0.175	2.08 X 3.00

4223595/A 03/2017

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.