SN74AXC8T245 8-Bit Dual-Supply Bus Transceiver With Configurable Voltage Translation and Tri-State Outputs

1 Features

- Qualified fully configurable dual-rail design allows each port to operate with a power supply range from 0.65V to 3.6V
- Operating temperature from –40°C to +125°C
- Multiple direction-control pins to allow simultaneous up and down translation
- Up to 380Mbps support when translating from 1.8V to 3.3V
- V_{CC} isolation feature to effectively Isolate both buses in a power-down scenario
- Partial power-down mode to limit backflow current in a power-down scenario
- Compatible with SN74AVC8T245 and 74AVC8T245 level shifters
- Latch-up performance exceeds 100mA per JESD 78, class II
- ESD protection exceeds JESD 22
 - 8000-V human-body model
 - 1000-V charged-device model

2 Applications

- · Enterprise and communications
- Industrial
- · Personal electronics
- · Wireless infrastructure
- · Building automation
- · Point of sale

3 Description

The SN74AXC8T245 device is an 8-bit non-inverting bus transceiver that resolves voltage level mismatch between devices operating at the latest voltage nodes (0.7V, 0.8V, and 0.9V) and devices operating at industry standard voltage nodes (1.8V, 2.5V, and 3.3V) and vice versa.

The device operates by using two independent power-supply rails (V_{CCA} and V_{CCB}) that operate as low as 0.65V. Data pins A1 through A8 are designed to track V_{CCA} , which accepts any supply voltage from 0.65V to 3.6V. Data pins B1 through B8 are designed to track V_{CCB} , which accepts any supply voltage from 0.65V to 3.6V.

The SN74AXC8T245 device is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level of the direction-control inputs (DIR1 and DIR2). The output-enable (\overline{OE}) input is used to disable the outputs so the buses are effectively isolated.

The SN74AXC8T245 device is designed so the control pins (DIR and \overline{OE}) are referenced to V_{CCA} .

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs when the device is powered down. This inhibits current backflow into the device which prevents damage to the device.


The V_{CC} isolation feature is designed so that if either V_{CC} input supply is below 100mV, all level shifter outputs are disabled and placed into a high-impedance state.

To put the level shifter I/Os in the high-impedance state during power up or power down, tie \overline{OE} to V_{CCA} through a pullup resistor; the current-sinking capability of the driver determines the minimum value of the resistor.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
	PW (TSSOP, 24)	7.8mm × 6.4mm
SN74AXC8T245	RHL (VQFN, 24)	5.5mm × 3.5mm
	RJW (UQFN, 24)	4mm × 2mm

- (1) For more information, see Section 11
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.



Typical Application Schematic

Table of Contents

1 Features1	7 Detailed Description	19
2 Applications1	7.1 Overview	
3 Description1	7.2 Functional Block Diagram	
4 Pin Configuration and Functions2	7.3 Feature Description	
5 Specifications4	7.4 Device Functional Modes	20
5.1 Absolute Maximum Ratings4	8 Application and Implementation	21
5.2 ESD Ratings4	8.1 Application Information	<mark>2</mark> 1
5.3 Recommended Operating Conditions5	8.2 Typical Application	21
5.4 Thermal Information5	8.3 Power Supply Recommendations	23
5.5 Electrical Characteristics6	8.4 Layout	23
5.6 Switching Characteristics, V _{CCA} = 0.7V7	9 Device and Documentation Support	24
5.7 Switching Characteristics, V _{CCA} = 0.8V8	9.1 Documentation Support	24
5.8 Switching Characteristics, V _{CCA} = 0.9V9	9.2 Receiving Notification of Documentation Updates	
5.9 Switching Characteristics, V _{CCA} = 1.2V10	9.3 Support Resources	24
5.10 Switching Characteristics, V _{CCA} = 1.5V11	9.4 Trademarks	24
5.11 Switching Characteristics, V _{CCA} = 1.8V 12	9.5 Electrostatic Discharge Caution	24
5.12 Switching Characteristics, V _{CCA} = 2.5V13	9.6 Glossary	24
5.13 Switching Characteristics, V _{CCA} = 3.3V14	10 Revision History	24
5.14 Operating Characteristics: T _A = 25°C15	11 Mechanical, Packaging, and Orderable	
6 Parameter Measurement Information17	Information	24

4 Pin Configuration and Functions





Figure 4-1. PW Package, 24-Pin TSSOP (Top View)



PAD — may be grounded (recommended) or left floating.

Figure 4-2. RHL 24-Pin VQFN (Top View)




Figure 4-3. RJW Package, 24-Pin UQFN (Top View)

Table 4-1. Pin Functions

	PIN		- V-D=(1)	DECODINE
NAME	PW, RHL	RJW	TYPE ⁽¹⁾	DESCRIPTION
A1	3	2	I/O	Input/output A1. Referenced to V _{CCA} .
A2	4	3	I/O	Input/output A2. Referenced to V _{CCA} .
A3	5	4	I/O	Input/output A3. Referenced to V _{CCA} .
A4	6	5	I/O	Input/output A4. Referenced to V _{CCA} .
A5	7	6	I/O	Input/output A5. Referenced to V _{CCA} .
A6	8	7	I/O	Input/output A6. Referenced to V _{CCA} .
A7	9	8	I/O	Input/output A7. Referenced to V _{CCA} .
A8	10	9	I/O	Input/output A8. Referenced to V _{CCA} .
B1	21	20	I/O	Input/output B1. Referenced to V _{CCB} .
B2	20	19	I/O	Input/output B2. Referenced to V _{CCB} .
В3	19	18	I/O	Input/output B3. Referenced to V _{CCB} .
B4	18	17	I/O	Input/output B4. Referenced to V _{CCB} .
B5	17	16	I/O	Input/output B5. Referenced to V _{CCB} .
B6	16	15	I/O	Input/output B6. Referenced to V _{CCB} .
B7	15	14	I/O	Input/output B7. Referenced to V _{CCB} .
B8	14	13	I/O	Input/output B8. Referenced to V _{CCB} .
DIR1	2	1	1	Direction-control signal 1. Referenced to V _{CCA} .
DIR2	11	10	I	Direction-control signal 2. Referenced to V _{CCA} . Tie to GND to maintain backward compatibility with SN74AVC8T245 device.
CNID	12	11	_	Ground
GND	13	12	_	Ground
ŌĒ	22	21	I	Output Enable. Pull to GND to enable all outputs. Pull to V _{CCA} to place all outputs in high-impedance mode. Referenced to V _{CCA} .
V _{CCA}	1	24	_	A-port supply voltage. 0.65V ≤ V _{CCA} ≤ 3.6V
V	23	22	_	B-port supply voltage. 0.65V ≤ V _{CCB} ≤ 3.6V
V _{CCB}	24	23	_	B-port supply voltage. 0.65V ≤ V _{CCB} ≤ 3.6V

(1) PAD - may be grounded (recommended) or left floating.

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	·	MIN	MAX	UNIT
Supply voltage, V _{CCA}		-0.5	4.2	V
Supply voltage, V _{CCB}		-0.5	4.2	V
	I/O ports (A port)	-0.5	4.2	
Input voltage, V _I ⁽²⁾	I/O ports (B port)	-0.5	4.2	V
	Control inputs	-0.5	4.2	
Voltage applied to any output	A port	-0.5	4.2	V
in the high-impedance or power-off state, V _O ⁽²⁾	B port	-0.5	4.2	V
Valtage applied to any output in the high or law state (2) (3)	A port	-0.5	V _{CCA} + 0.2	V
Voltage applied to any output in the high or low state, V_{O} $^{(2)}$ $^{(3)}$	B port	-0.5	V _{CCB} + 0.2	V
Input clamp current, I _{IK}	V _I < 0	-50		mA
Output clamp current, I _{OK}	V _O < 0	-50		mA
Continuous output current, I _O	<u>'</u>	-50	50	mA
Continuous current through V _{CCA} , V _{CCB} , or GND		-100	100	mA
Junction Temperature, T _J			150	°C
Storage temperature, T _{stg}		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The output positive-voltage rating may be exceeded up to 4.2V maximum if the output current rating is observed.

5.2 ESD Ratings

			VALUE	UNIT
\/		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±8000	V
V _{(ES}	D) Electrostatic discriarge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1) (2) (3)

				MIN	MAX	UNIT
V _{CCA}	Supply voltage			0.65	3.6	V
V _{CCB}	Supply voltage			0.65	3.6	V
			V _{CCI} = 0.65V - 0.75V	V _{CCI} × 0.70		
			V _{CCI} = 0.76V - 1V	V _{CCI} × 0.70		
		Data inputs	V _{CCI} = 1.1V - 1.95V	V _{CCI} × 0.65		
			V _{CCI} = 2.3V - 2.7V	1.6		
V	Supply voltage High-level input voltage Low-level input voltage Input voltage Input voltage Input transition rise or fall rate		V _{CCI} = 3V - 3.6V	2		V
V _{IH}			V _{CCA} = 0.65V - 0.75V	V _{CCA} × 0.70		\ \ \
		Control inputs	V _{CCA} = 0.76V - 1V	V _{CCA} × 0.70		
		(DIR, OE)	V _{CCA} = 1.1V - 1.95V	V _{CCA} × 0.65		
		Referenced to V _{CCA}	V _{CCA} = 2.3V - 2.7V	1.6		
			V _{CCA} = 3V - 3.6V	2		
			V _{CCI} = 0.65V - 0.75V		V _{CCI} × 0.30	
			V _{CCI} = 0.76V - 1V		V _{CCI} × 0.30	
		Data inputs	V _{CCI} = 1.1V - 1.95V		V _{CCI} × 0.35	
			V _{CCI} = 2.3V - 2.7V		0.7	
\/	Low lovel input voltage		V _{CCI} = 3V - 3.6V		0.8	V
V_{IL}	Low-level input voltage		V _{CCA} = 0.65V - 0.75V		V _{CCA} × 0.30	\ \ \
		Control inputs	V _{CCA} = 0.76V - 1V		V _{CCA} × 0.30	
		(DIR, OE)	V _{CCA} = 1.1V - 1.95V		V _{CCA} × 0.35	
		Referenced to V _{CCA}	V _{CCA} = 2.3V - 2.7V		0.7	
			V _{CCA} = 3V - 3.6V		0.8	
VI	Input voltage ⁽³⁾			0	3.6	V
V-	Output voltage	Active state		0	V _{CCO} (2)	V
Vo	Output voltage	Tri-state		0	3.6	'
Δt/Δν	Input transition rise or fall rate	1			10	ns/V
T _A	Operating free-air temperature	е		-40	125	°C

- V_{CCI} is the V_{CC} associated with the input port. V_{CCO} is the V_{CC} associated with the output port. All unused data inputs of the device must be held at V_{CCI} or GND for proper device operation. See the *Implications of Slow or Floating* CMOS Inputs application report.

5.4 Thermal Information

			SN74AXC8T24	5	
	THERMAL METRIC	PW (TSSOP)	RHL (VQFN)	RJW (UQFN)	UNIT
		24 PINS	24 PINS	24 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	92.0	35.0	123.1	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	29.3	39.9	65.0	°C/W
R _{θJB}	Junction-to-board thermal resistance	46.7	13.8	55.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.5	0.3	3.9	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	46.2	13.8	54.9	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	1.4	N/A	°C/W

5.5 Electrical Characteristics

Over recommended operating free-air temperature range (unless otherwise noted)(1)

D/	ADAMETED	TEST	CONDITIONS	Veri	Vara	-40°C	to 85°C		–40°C t	o 125°C		LINUT
	ARAMETER	IES	CONDITIONS	V _{CCA}	V _{CCB}	MIN	TYP ⁽²⁾	MAX	MIN	TYP ⁽²⁾	MAX	UNIT
			$I_{OH} = -100 \mu A$	0.7V - 3.6V	0.7V - 3.6V	V _{CCO} - 0.1			V _{CCO} – 0.1			
			$I_{OH} = -50\mu A$	0.65V	0.65V	0.55			0.55			
			$I_{OH} = -200 \mu A$	0.76V	0.76V	0.58			0.58			
	High-level		I _{OH} = -500μA	0.85V	0.85V	0.65			0.65			
V_{OH}	output	V _I = V _{IH}	I _{OH} = -3mA	1.1V	1.1V	0.85			0.85			V
	voltage		I _{OH} = -6mA	1.4V	1.4V	1.05			1.05			
			I _{OH} = -8mA	1.65V	1.65V	1.2			1.2			
			I _{OH} = -9mA	2.3V	2.3V	1.75			1.75			
			I _{OH} = -12mA	3V	3V	2.3			2.3			
			I _{OL} = 100μA	0.7V - 3.6V	0.7V - 3.6V			0.1			0.1	
			I _{OL} = 50μA	0.65V	0.65V			0.1			0.1	
			I _{OL} = 200μA	0.76V	0.76V			0.18			0.18	
	Low-level		I _{OL} = 500μA	0.85V	0.85V			0.2			0.2	
V_{OL}	output	V _I = V _{IL}	I _{OL} = 3mA	1.1V	1.1V			0.25			0.25	V
	voltage		I _{OL} = 6mA	1.4V	1.4V			0.35			0.35	
			I _{OL} = 8mA	1.65V	1.65V			0.45			0.45	
			I _{OL} = 9mA	2.3V	2.3V			0.55			0.55	
			I _{OL} = 12mA	3V	3V			0.7			0.7	
l _l	Input leakage current	Control In	puts (DIR, OE): or GND	0.65V - 3.6V	0.65V - 3.6V	-0.5		0.5	-1		1	μΑ
	Partial power	A Port: V _I or V _O =	: 0V - 3.6V	0V	0V - 3.6V	-4		4	-8		8	
l _{off}	down current	B Port: V _I or V _O =	: 0V - 3.6V	0V - 3.6V	0V	-4		4	-8		8	μA
	High- impedance	A Port: V _O = V _{CCO} or GND, O	or GND, $V_I = V_{CCI}$ $\overline{DE} = V_{IH}$	3.6V	3.6V	-4		4	-8		8	
loz	state output current	B Port: V _O = V _{CCO} or GND, O	or GND, V _I = V _{CCI} DE = V _{IH}	3.6V	3.6V	-4		4	-8		8	μA
				0.65V - 3.6V	0.65V - 3.6V			19			40	
I _{CCA}	V _{CCA} supply current	V _I = V _{CCI}	or GND, I _O = 0mA	0V	3.6V	-2			-12			μΑ
	ourront			3.6V	0V			12			25	
				0.65V - 3.6V	0.65V - 3.6V			18			38	
I _{CCB}	V _{CCB} supply current	V _I = V _{CCI}	or GND, I _O = 0mA	0V	3.6V			12			25	μA
	Current			3.6V	0V	-2			-12			
I _{CCA} + I _{CCB}	Combined supply current	V _I = V _{CCI}	or GND, I _O = 0mA	0.65V - 3.6V	0.65V - 3.6V		-	25			55	μA
Ci	Input capacitance	Control In V _I = 3.3V	puts (DIR, OE): or GND	3.3V	3.3V		4.5			4.5		pF
C _{io}	Data I/O capacitance	Ports A ar OE = V _{CC} 1MHz -16	nd B: _A , V _O = 1.65V DC + dBm sine wave	3.3V	3.3V		5.7			5.7		pF

 V_{CCO} is the V_{CC} associated with the output port. All typical values are for T_A = 25°C

5.6 Switching Characteristics, $V_{CCA} = 0.7V$

See Figure 6-1 and Figure 6-2 for test circuit and loading conditions. See Figure 6-3 and Figure 6-4 for measurement waveforms.

						B-POR	T SUPPLY \	OLTAGE (V _{CCB})			
P	ARAMETER	TEST CONDITIONS		0.7V	0.7V ± 0.05V		0.8V ± 0.04V		0.9V ± 0.045V		1.2V ± 0.1V	
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		From input A	-40°C to 85°C	0.5	172	0.5	114	0.5	82	0.5	49	
	Propagation	to output B From input B	-40°C to 125°C	0.5	172	0.5	114	0.5	82	0.5	49	ns
t _{pd}	delay		-40°C to 85°C	0.5	172	0.5	153	0.5	126	0.5	88	115
	to output A	-40°C to 125°C	0.5	172	0.5	153	0.5	126	0.5	88		
		From input OE	-40°C to 85°C	0.5	192	0.5	192	0.5	192	0.5	192	
	Disable time	to output A	-40°C to 125°C	0.5	195	0.5	195	0.5	195	0.5	195	ns
t _{dis}	Disable time	From input OE	-40°C to 85°C	0.5	156	0.5	129	0.5	118	0.5	120	1115
		to output B	–40°C to 125°C	0.5	157	0.5	129	0.5	120	0.5	122	
		From input OE	–40°C to 85°C	0.5	237	0.5	237	0.5	237	0.5	237	
	to output A Enable time From input	to output A	–40°C to 125°C	0.5	237	0.5	237	0.5	237	0.5	237	
t _{en}		nable time From input OE	–40°C to 85°C	0.5	223	0.5	145	0.5	106	0.5	74	ns
		to output B	-40°C to 125°C	0.5	223	0.5	145	0.5	106	0.5	74	

Switching Characteristics, $V_{CCA} = 0.7V$

						B-POR	T SUPPLY V	OLTAGE (V _{CCB})			
P/	ARAMETER	TEST CONDITIONS		1.5V	± 0.1V	1.8V	1.8V ± 0.15V		2.5V ± 0.2V		3.3V ± 0.3V	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
		From input A	-40°C to 85°C	0.5	46	0.5	49	0.5	61	0.5	142	
	Propagation From in	to output B From input B	-40°C to 125°C	0.5	46	0.5	49	0.5	61	0.5	142	
t _{pd}			-40°C to 85°C	0.5	83	0.5	82	0.5	81	0.5	81	ns
		to output A	-40°C to 125°C	0.5	83	0.5	82	0.5	81	0.5	81	
		From input OE	-40°C to 85°C	0.5	192	0.5	192	0.5	192	0.5	192	
	Disable time	to output A	-40°C to 125°C	0.5	195	0.5	195	0.5	195	0.5	195	
t _{dis}	Disable time	From input OE	-40°C to 85°C	0.5	69	0.5	66	0.5	67	0.5	150	ns
		to output B	-40°C to 125°C	0.5	70	0.5	67	0.5	67	0.5	150	
		From input OE	-40°C to 85°C	0.5	237	0.5	237	0.5	237	0.5	237	
	en Enable time to	to output A	-40°C to 125°C	0.5	237	0.5	237	0.5	237	0.5	237	1
^L en			-40°C to 85°C	0.5	68	0.5	69	0.5	84	0.5	552	ns
		to output B	-40°C to 125°C	0.5	68	0.5	69	0.5	84	0.5	552]

5.7 Switching Characteristics, $V_{CCA} = 0.8V$

See Figure 6-1 and Figure 6-2 for test circuit and loading conditions. See Figure 6-3 and Figure 6-4 for measurement waveforms.

						B-POR	T SUPPLY	VOLTAGE	(V _{CCB})					
P	ARAMETER	TEST CONDITIONS		TEST CONDITIONS		0.7V ±	t 0.05V	0.8V	t 0.04V	0.9V ± 0.045V		1.2V ± 0.1V		UNIT
			MIN	MAX	MIN MAX		MIN MAX		MIN MAX					
		From input A	-40°C to 85°C	0.5	153	0.5	95	0.5	62	0.5	32			
	Propagation	to output B From input B	-40°C to 125°C	0.5	153	0.5	95	0.5	62	0.5	32]		
t _{pd}	delay		-40°C to 85°C	0.5	114	0.5	95	0.5	78	0.5	52	ns		
		to output A	-40°C to 125°C	0.5	114	0.5	95	0.5	78	0.5	52	1		
	-	From input OE to output A	-40°C to 85°C	0.5	101	0.5	101	0.5	101	0.5	101			
	Disable time		-40°C to 125°C	0.5	103	0.5	103	0.5	103	0.5	103	1		
t _{dis}	Disable time	From input OE	-40°C to 85°C	0.5	141	0.5	114	0.5	104	0.5	106	ns		
		to output B	-40°C to 125°C	0.5	142	0.5	115	0.5	106	0.5	109	1		
		From input OE	-40°C to 85°C	0.5	102	0.5	102	0.5	102	0.5	102			
	n Enable time Fi	to output A	-40°C to 125°C	0.5	102	0.5	102	0.5	102	0.5	102	1		
t _{en}		From input OE	-40°C to 85°C	0.5	202	0.5	124	0.5	86	0.5	52	ns		
		to output B	-40°C to 125°C	0.5	202	0.5	124	0.5	86	0.5	52	1		

Switching Characteristics, V_{CCA} = 0.8V

						B-POR	T SUPPLY	VOLTAGE (V _{CCB})				
P/	ARAMETER	TEST CONDITIONS		1.5V ± 0.1V		1.8V ± 0.15V		2.5V ± 0.2V		3.3V ± 0.3V		UNIT	
				MIN	MAX	MIN MAX		MIN MAX		MIN MAX			
		From input A	-40°C to 85°C	0.5	26	0.5	25	0.5	25	0.5	35		
	Propagation	to output B	-40°C to 125°C	0.5	26	0.5	25	0.5	25	0.5	35]	
t _{pd}	From input B to output A	From input B	From input B	-40°C to 85°C	0.5	42	0.5	41	0.5	40	0.5	40	ns
		-40°C to 125°C	0.5	42	0.5	41	0.5	40	0.5	40			
	From input OE	From input OE	-40°C to 85°C	0.5	101	0.5	101	0.5	101	0.5	101		
	Disable time	to output A	-40°C to 125°C	0.5	103	0.5	103	0.5	103	0.5	103	- ns	
t _{dis}	Disable time	From input OE	-40°C to 85°C	0.5	55	0.5	51	0.5	49	0.5	51		
		to output B	-40°C to 125°C	0.5	57	0.5	53	0.5	50	0.5	52		
		From input OE	-40°C to 85°C	0.5	102	0.5	102	0.5	102	0.5	102		
	to output A n Enable time	to output A	-40°C to 125°C	0.5	102	0.5	102	0.5	102	0.5	102	1	
t _{en}		nable time From input OE	-40°C to 85°C	0.5	44	0.5	43	0.5	45	0.5	58	ns	
			-40°C to 125°C	0.5	44	0.5	43	0.5	45	0.5	58	1	

5.8 Switching Characteristics, $V_{CCA} = 0.9V$

See Figure 6-1 and Figure 6-2 for test circuit and loading conditions. See Figure 6-3 and Figure 6-4 for measurement waveforms.

						B-PORT	SUPPLY \	/OLTAGE	(V _{CCB})			
P/	RAMETER	TEST CO	ONDITIONS	0.7V ±	t 0.05V	0.8V ±	: 0.04V	0.9V ±	0.045V	1.2V	± 0.1V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		From input A	-40°C to 85°C	0.5	127	0.5	78	0.5	52	0.5	23	
	Propagation	to output B	-40°C to 125°C	0.5	127	0.5	78	0.5	52	0.5	23]
t _{pd}	delay	From input B	–40°C to 85°C	0.5	82	0.5	63	0.5	52	0.5	39	ns
		to output A	-40°C to 125°C	0.5	82	0.5	63	0.5	52	0.5	39	
		From input OE	–40°C to 85°C	0.5	125	0.5	125	0.5	125	0.5	125	
	Disable time	to output A	-40°C to 125°C	0.5	128	0.5	128	0.5	128	0.5	128	1
t _{dis}	Disable time	From input OE	–40°C to 85°C	0.5	131	0.5	105	0.5	96	0.5	99	ns
		to output B	-40°C to 125°C	0.5	133	0.5	107	0.5	98	0.5	101	
		From input OE	-40°C to 85°C	0.5	124	0.5	124	0.5	124	0.5	124	
t _{en}	Facility disease	to output A	-40°C to 125°C	0.5	128	0.5	128	0.5	128	0.5	128	
	Enable time	From input OE	-40°C to 85°C	0.5	191	0.5	113	0.5	75	0.5	41	ns
		to output B	-40°C to 125°C	0.5	191	0.5	113	0.5	75	0.5	41	

Switching Characteristics, $V_{CCA} = 0.9V$

						B-POF	RT SUPPLY	VOLTAGE	(V _{CCB})			
P	ARAMETER	TEST C	ONDITIONS	1.5V	± 0.1V	1.8V	± 0.15V	2.5V	± 0.2V	3.3V	± 0.3V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		From input A	-40°C to 85°C	0.5	17	0.5	15	0.5	14	0.5	17	
	Propagation	to output B	-40°C to 125°C	0.5	17	0.5	15	0.5	14	0.5	17	ns
t _{pd}	delay	From input B	-40°C to 85°C	0.5	28	0.5	24	0.5	22	0.5	22	1115
		to output A	-40°C to 125°C	0.5	28	0.5	24	0.5	22	0.5	22	
		From input OE	-40°C to 85°C	0.5	125	0.5	125	0.5	125	0.5	125	
		to output A	-40°C to 125°C	0.5	128	0.5	128	0.5	128	0.5	128	no
t _{dis}	Disable time	From input OE	-40°C to 85°C	0.5	47	0.5	44	0.5	40	0.5	73	ns
		to output B	-40°C to 125°C	0.5	50	0.5	46	0.5	42	0.5	73	
		From input OE	-40°C to 85°C	0.5	124	0.5	124	0.5	124	0.5	124	
	Enable time	to output A	-40°C to 125°C	0.5	128	0.5	128	0.5	128	0.5	128	
t _{en}	Enable time	From input OE	-40°C to 85°C	0.5	34	0.5	32	0.5	31	0.5	35	ns
		to output B	-40°C to 125°C	0.5	34	0.5	32	0.5	31	0.5	35	

5.9 Switching Characteristics, $V_{CCA} = 1.2V$

See Figure 6-1 and Figure 6-2 for test circuit and loading conditions. See Figure 6-3 and Figure 6-4 for measurement waveforms.

	PARAMETER Propagation delay delay Disable time					B-PORT	SUPPLY V	OLTAGE	(V _{CCB})			
PA	RAMETER	TEST C	ONDITIONS	0.7V :	± 0.05V	0.8V	± 0.04V	0.9V ±	0.045V	1.2V	± 0.1V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		From input A	-40°C to 85°C	0.5	88	0.5	52	0.5	39	0.5	15	
	Propagation	to output B	-40°C to 125°C	0.5	88	0.5	52	0.5	39	0.5	15	ns
^L pd	delay	From input B	–40°C to 85°C	0.5	49	0.5	32	0.5	23	0.5	15	115
		to output A	-40°C to 125°C	0.5	49	0.5	32	0.5	23	0.5	15	
		From input	-40°C to 85°C	0.5	87	0.5	87	0.5	87	0.5	87	
	Disable time	OE to output A	-40°C to 125°C	0.5	91	0.5	91	0.5	91	0.5	91	ns
^L dis	Disable tillle	From input	–40°C to 85°C	0.5	119	0.5	94	0.5	85	0.5	89	115
		OE to output B	–40°C to 125°C	0.5	121	0.5	96	0.5	88	0.5	93	
		From input	–40°C to 85°C	0.5	34	0.5	34	0.5	34	0.5	34	
	Enable time	OE to output A	-40°C to 125°C	0.5	36	0.5	36	0.5	36	0.5	36	ns
t _{en}	LITADIE UITIE	From input	–40°C to 85°C	0.5	168	0.5	98	0.5	61	0.5	29	115
		OE to output B	–40°C to 125°C	0.5	168	0.5	98	0.5	61	0.5	30	

Switching Characteristics, $V_{CCA} = 1.2V$

						B-POI	RT SUPPLY	VOLTAGE	(V _{CCB})			
P	ARAMETER	TEST C	ONDITIONS	1.5V	± 0.1V	1.8V	± 0.15V	2.5V	± 0.2V	3.3V	± 0.3V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		From input A	-40°C to 85°C	0.5	10	0.5	9	0.5	7	0.5	7	
	Propagation	to output B	-40°C to 125°C	0.5	10	0.5	9	0.5	7	0.5	8	
t _{pd}	delay	From input B	-40°C to 85°C	0.5	13	0.5	11	0.5	8	0.5	7	ns
		to output A	-40°C to 125°C	0.5	13	0.5	11	0.5	8	0.5	7	
		From input OE	-40°C to 85°C	0.5	87	0.5	87	0.5	87	0.5	87	
	Disable time	to output A	-40°C to 125°C	0.5	91	0.5	91	0.5	91	0.5	91	
dis	Disable time	From input OE	-40°C to 85°C	0.5	38	0.5	35	0.5	31	0.5	29	ns
		to output B	-40°C to 125°C	0.5	41	0.5	38	0.5	33	0.5	31	
		From input OE	-40°C to 85°C	0.5	34	0.5	34	0.5	34	0.5	34	
t _{en} I	Cookle time	to output A	-40°C to 125°C	0.5	36	0.5	36	0.5	36	0.5	36	1
	Enable time	From input OE	-40°C to 85°C	0.5	22	0.5	19	0.5	17	0.5	17	ns
		to output B	-40°C to 125°C	0.5	23	0.5	20	0.5	18	0.5	18	

5.10 Switching Characteristics, $V_{CCA} = 1.5V$

See Figure 6-1 and Figure 6-2 for test circuit and loading conditions. See Figure 6-3 and Figure 6-4 for measurement waveforms.

						B-POR	T SUPPLY \	/OLTAGE (V _{CCB})			
F	PARAMETER	TEST CO	NDITIONS	0.7V ±	t 0.05V	0.8V ±	t 0.04V	0.9V ±	0.045V	1.2V ±	0.1V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		From input A	-40°C to 85°C	0.5	84	0.5	42	0.5	28	0.5	13	
	Propagation	to output B	-40°C to 125°C	0.5	84	0.5	42	0.5	28	0.5	13	ns
t _{pd}	delay	From input B	-40°C to 85°C	0.5	46	0.5	26	0.5	17	0.5	10	115
		to output A	-40°C to 125°C	0.5	46	0.5	26	0.5	17	0.5	10	
	-	From input OE	-40°C to 85°C	0.5	34	0.5	34	0.5	34	0.5	34	
	Disable time	to output A	-40°C to 125°C	0.5	37	0.5	37	0.5	37	0.5	37	
t _{dis}	Disable time	From input OE	-40°C to 85°C	0.5	115	0.5	89	0.5	80	0.5	85	ns
		to output B	-40°C to 125°C	0.5	117	0.5	91	0.5	83	0.5	89	
	-	From input OE	-40°C to 85°C	0.5	21	0.5	21	0.5	21	0.5	21	
t _{en}	Enable time	to output A	-40°C to 125°C	0.5	23	0.5	23	0.5	23	0.5	23	
	Enable time	From input OE	-40°C to 85°C	0.5	159	0.5	90	0.5	55	0.5	24	ns
		to output B	-40°C to 125°C	0.5	159	0.5	90	0.5	55	0.5	25	

Switching Characteristics, $V_{CCA} = 1.5V$

						B-POR	T SUPPLY	VOLTAGE	(V _{CCB})			
F	PARAMETER	TEST CO	NDITIONS	1.5V	± 0.1V	1.8V	0.15V	2.5V	± 0.2V	3.3V	± 0.3V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		From input A	-40°C to 85°C	0.5	9	0.5	7	0.5	6	0.5	5	
	Propagation	to output B	-40°C to 125°C	0.5	9	0.5	7	0.5	6	0.5	6	ns
t _{pd}	delay	From input B	-40°C to 85°C	0.5	9	0.5	7	0.5	6	0.5	5	115
		to output A	-40°C to 125°C	0.5	9	0.5	8	0.5	6	0.5	5	
		From input OE	–40°C to 85°C	0.5	34	0.5	34	0.5	34	0.5	34	
	Disable time	to output A	–40°C to 125°C	0.5	37	0.5	37	0.5	37	0.5	37	
t _{dis}	Disable time	From input OE	–40°C to 85°C	0.5	35	0.5	31	0.5	28	0.5	25	ns
		to output B	-40°C to 125°C	0.5	38	0.5	34	0.5	31	0.5	27	
		From input OE	–40°C to 85°C	0.5	21	0.5	21	0.5	21	0.5	21	
	Enable time	to output A	-40°C to 125°C	0.5	23	0.5	23	0.5	23	0.5	23	
t _{en}	Enable time	From input OE	–40°C to 85°C	0.5	17	0.5	15	0.5	12	0.5	11	ns
		to output B	-40°C to 125°C	0.5	18	0.5	15	0.5	13	0.5	12	

5.11 Switching Characteristics, $V_{CCA} = 1.8V$

See Figure 6-1 and Figure 6-2 for test circuit and loading conditions. See Figure 6-3 and Figure 6-4 for measurement waveforms.

						B-PORT	SUPPLY V	OLTAGE (V _{CCB})			
F	PARAMETER	TEST CO	NDITIONS	0.7V	± 0.05V	0.8V	± 0.04V	0.9V ±	0.045V	1.2V	± 0.1V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		From input A	-40°C to 85°C	0.5	82	0.5	41	0.5	24	0.5	11	
	Propagation	to output B	-40°C to 125°C	0.5	82	0.5	41	0.5	24	0.5	11	ns
t _{pd}	delay	From input B	-40°C to 85°C	0.5	49	0.5	25	0.5	15	0.5	9	115
		to output A	-40°C to 125°C	0.5	49	0.5	25	0.5	15	0.5	9	
		From input OE	-40°C to 85°C	0.5	37	0.5	37	0.5	37	0.5	37	
	Disable time	to output A	-40°C to 125°C	0.5	40	0.5	40	0.5	40	0.5	40	
t _{dis}	Disable time	From input OE	-40°C to 85°C	0.5	113	0.5	87	0.5	78	0.5	83	ns
		to output B	-40°C to 125°C	0.5	115	0.5	89	0.5	81	0.5	87	
		From input OE	-40°C to 85°C	0.5	17	0.5	17	0.5	17	0.5	17	
t _{en}	Enable time	to output A	-40°C to 125°C	0.5	19	0.5	19	0.5	19	0.5	19	
	Enable time	From input OE	-40°C to 85°C	0.5	157	0.5	88	0.5	54	0.5	23	ns
		to output B	-40°C to 125°C	0.5	157	0.5	88	0.5	54	0.5	23	

Switching Characteristics, V_{CCA} = 1.8V

						B-POR	T SUPPLY \	OLTAGE	(V _{CCB})			
F	PARAMETER	TEST CO	ONDITIONS	1.5V	± 0.1V	1.8V	± 0.15V	2.5V	± 0.2V	3.3V :	± 0.3V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		From input A	-40°C to 85°C	0.5	8	0.5	6	0.5	5	0.5	5	
	Propagation	to output B	-40°C to 125°C	0.5	8	0.5	7	0.5	6	0.5	5	ns
t _{pd}	delay	From input B	-40°C to 85°C	0.5	7	0.5	6	0.5	5	0.5	4	1115
		to output A	-40°C to 125°C	0.5	7	0.5	7	0.5	5	0.5	4	
		From input OE	-40°C to 85°C	0.5	37	0.5	37	0.5	37	0.5	37	
	Disable time	to output A	-40°C to 125°C	0.5	40	0.5	40	0.5	40	0.5	40	
t _{dis}	Disable time	From input OE	-40°C to 85°C	0.5	33	0.5	30	0.5	27	0.5	57	ns
		to output B	-40°C to 125°C	0.5	36	0.5	33	0.5	29	0.5	60	
		From input OE	-40°C to 85°C	0.5	17	0.5	17	0.5	17	0.5	17	
	Enable time	to output A	-40°C to 125°C	0.5	19	0.5	19	0.5	19	0.5	19	
t _{en}	Enable fille	From input OE	-40°C to 85°C	0.5	15	0.5	13	0.5	10	0.5	9	ns
		to output B	-40°C to 125°C	0.5	16	0.5	14	0.5	11	0.5	10	

5.12 Switching Characteristics, $V_{CCA} = 2.5V$

See Figure 6-1 and Figure 6-2 for test circuit and loading conditions. See Figure 6-3 and Figure 6-4 for measurement waveforms.

						B-PORT	SUPPLY V	OLTAGE (V _{CCB})			
P	ARAMETER	TEST CO	NDITIONS	0.7V :	± 0.05V	0.8V	± 0.04V	0.9V ±	0.045V	1.2V	± 0.1V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		From input A	-40°C to 85°C	0.5	81	0.5	40	0.5	22	0.5	8	
	Propagation	to output B	-40°C to 125°C	0.5	81	0.5	40	0.5	22	0.5	8	ns
t _{pd}	delay	From input B	-40°C to 85°C	0.5	61	0.5	25	0.5	14	0.5	7	115
		to output A	-40°C to 125°C	0.5	61	0.5	25	0.5	14	0.5	7	
		From input OE	-40°C to 85°C	0.5	25	0.5	25	0.5	25	0.5	25	
	Disable time	to output A	-40°C to 125°C	0.5	28	0.5	28	0.5	28	0.5	28	ns
t _{dis}	Disable time	From input OE	-40°C to 85°C	0.5	111	0.5	85	0.5	76	0.5	81	115
		to output B	-40°C to 125°C	0.5	113	0.5	87	0.5	78	0.5	84	
		From input OE	-40°C to 85°C	0.5	11	0.5	11	0.5	11	0.5	11	
t _{en}	Enable time	to output A	-40°C to 125°C	0.5	12	0.5	12	0.5	12	0.5	12	
	Enable tittle	From input OE	-40°C to 85°C	0.5	155	0.5	86	0.5	52	0.5	21	ns
		to output B	-40°C to 125°C	0.5	155	0.5	86	0.5	52	0.5	21	

Switching Characteristics, $V_{CCA} = 2.5V$

						B-PORT	SUPPLY V	OLTAGE (V _{CCB})			
ı	PARAMETER	TEST CO	NDITIONS	1.5V	± 0.1V	1.8V ±	0.15V	2.5V	± 0.2V	3.3V	± 0.3V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		From input A	-40°C to 85°C	0.5	6	0.5	5	0.5	4	0.5	4	
	Propagation	to output B	-40°C to 125°C	0.5	6	0.5	5	0.5	5	0.5	4	
t _{pd}	delay	From input B	–40°C to 85°C	0.5	6	0.5	5	0.5	4	0.5	4	ns
		to output A	-40°C to 125°C	0.5	6	0.5	5	0.5	5	0.5	4	
		From input OE	–40°C to 85°C	0.5	25	0.5	25	0.5	25	0.5	25	
	Disable time	to output A	-40°C to 125°C	0.5	28	0.5	28	0.5	28	0.5	28	
t _{dis}	Disable time	From input OE	–40°C to 85°C	0.5	31	0.5	28	0.5	25	0.5	23	ns
		to output B	-40°C to 125°C	0.5	34	0.5	31	0.5	28	0.5	25	
		From input OE	–40°C to 85°C	0.5	11	0.5	11	0.5	11	0.5	11	
	Enable time	to output A	-40°C to 125°C	0.5	12	0.5	12	0.5	12	0.5	12]
en	Enable time	From input OE	–40°C to 85°C	0.5	14	0.5	11	0.5	9	0.5	7	ns
		to output B	-40°C to 125°C	0.5	14	0.5	12	0.5	9	0.5	8	1

5.13 Switching Characteristics, $V_{CCA} = 3.3V$

See Figure 6-1 and Figure 6-2 for test circuit and loading conditions. See Figure 6-3 and Figure 6-4 for measurement waveforms.

						B-POR	T SUPPLY V	OLTAGE	(V _{CCB})			
Р	ARAMETER	TEST CO	ONDITIONS	0.7V	t 0.05V	0.8V	t 0.04V	0.9V ±	0.045V	1.2V :	t 0.1V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		From input A	-40°C to 85°C	0.5	81	0.5	40	0.5	22	0.5	7	
	Propagation	to output B	–40°C to 125°C	0.5	81	0.5	40	0.5	22	0.5	7	no
t _{pd}	delay	From input B	–40°C to 85°C	0.5	142	0.5	35	0.5	17	0.5	7	ns
		to output A	-40°C to 125°C	0.5	142	0.5	35	0.5	17	0.5	8	
		From input OE	–40°C to 85°C	0.5	22	0.5	22	0.5	22	0.5	22	
	Disable time	to output A	-40°C to 125°C	0.5	24	0.5	24	0.5	24	0.5	24	
dis	Disable time	From input OE	–40°C to 85°C	0.5	111	0.5	84	0.5	75	0.5	80	ns
		to output B	-40°C to 125°C	0.5	113	0.5	86	0.5	78	0.5	83	
		From input OE	–40°C to 85°C	0.5	9	0.5	9	0.5	9	0.5	9	
t _{en}	Enable time	to output A	–40°C to 125°C	0.5	10	0.5	10	0.5	10	0.5	10	
	Enable time	From input OE	–40°C to 85°C	0.5	154	0.5	86	0.5	51	0.5	20	ns
		to output B	-40°C to 125°C	0.5	154	0.5	86	0.5	51	0.5	20	

Switching Characteristics, $V_{CCA} = 3.3V$

						B-POR	T SUPPLY	VOLTAGE	(V _{CCB})			
ı	PARAMETER	TEST C	ONDITIONS	1.5V	± 0.1V	1.8V ±	0.15V	2.5V	± 0.2V	3.3V	± 0.3V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		From input A	–40°C to 85°C	0.5	5	0.5	4	0.5	4	0.5	4	
	Propagation	to output B	–40°C to 125°C	0.5	5	0.5	4	0.5	4	0.5	4	
t _{pd}	delay	From input B	–40°C to 85°C	0.5	5	0.5	5	0.5	4	0.5	4	ns
		to output A	–40°C to 125°C	0.5	6	0.5	5	0.5	4	0.5	4	
		From input OE	–40°C to 85°C	0.5	22	0.5	22	0.5	22	0.5	22	
	Disable time	to output A	–40°C to 125°C	0.5	24	0.5	24	0.5	24	0.5	24	
t _{dis}	Disable time	From input OE	–40°C to 85°C	0.5	30	0.5	27	0.5	25	0.5	23	ns
		to output B	–40°C to 125°C	0.5	33	0.5	30	0.5	27	0.5	25	
		From input OE	-40°C to 85°C	0.5	9	0.5	9	0.5	9	0.5	9	
	Enable time	to output A	–40°C to 125°C	0.5	10	0.5	10	0.5	10	0.5	10]
t _{en}	Eliable lille	From input OE	-40°C to 85°C	0.5	13	0.5	10	0.5	8	0.5	7	ns
		to output B	–40°C to 125°C	0.5	14	0.5	11	0.5	8	0.5	7	1

5.14 Operating Characteristics: $T_A = 25$ °C

	PARAMETER	TES	ST CONDITIONS	MIN TYP MAX	UNIT			
			V _{CCA} = V _{CCB} = 0.7V	1.2				
			$V_{CCA} = V_{CCB} = 0.8V$	1.8				
			$V_{CCA} = V_{CCB} = 0.9V$	1.8				
<u> </u>	Power dissipation	C _L = 0, R _L = Open	V _{CCA} = V _{CCB} = 1.2V	1.7	"F			
C_{pdA}	capacitance per transceiver (A to B: outputs enabled)	$f = 1MHz$, $t_r = t_f = 1 \text{ ns}$	V _{CCA} = V _{CCB} = 1.5V	1.7	─ pF			
	,		V _{CCA} = V _{CCB} = 1.8V	1.7				
			V _{CCA} = V _{CCB} = 2.5V	2				
			V _{CCA} = V _{CCB} = 3.3V	2.5				
1			V _{CCA} = V _{CCB} = 0.7V	1.1				
			$V_{CCA} = V_{CCB} = 0.8V$	1.8	-			
			V _{CCA} = V _{CCB} = 0.9V	1.8				
	Power dissipation	$C_L = 0$, $R_L = Open$ $f = 1MHz$, $t_r = t_f = 1$ ns	V _{CCA} = V _{CCB} = 1.2V	1.7	"F			
C _{pdA}	capacitance per transceiver (A to B: outputs disabled)		V _{CCA} = V _{CCB} = 1.5V	1.7	pF			
	,		V _{CCA} = V _{CCB} = 1.8V	1.7				
			V _{CCA} = V _{CCB} = 2.5V	2				
			V _{CCA} = V _{CCB} = 3.3V	2.1				
			V _{CCA} = V _{CCB} = 0.7V	9.3				
			V _{CCA} = V _{CCB} = 0.8V	11.8	pF			
		$C_L = 0$, $R_L = Open$ $f = 1MHz$, $t_r = t_f = 1$ ns	V _{CCA} = V _{CCB} = 0.9V	11.8				
_	Power dissipation		V _{CCA} = V _{CCB} = 1.2V	12				
C_{pdA}	capacitance per transceiver (B to A: outputs enabled)		V _{CCA} = V _{CCB} = 1.5V	12.2				
	,		V _{CCA} = V _{CCB} = 1.8V	13				
			V _{CCA} = V _{CCB} = 2.5V	16.4				
			V _{CCA} = V _{CCB} = 3.3V	= V _{CCB} = 3.3V 18.1				
			V _{CCA} = V _{CCB} = 0.7V	2.6				
			V _{CCA} = V _{CCB} = 0.8V	1.2				
			V _{CCA} = V _{CCB} = 0.9V	1.1				
^	Power dissipation	$C_L = 0$, $R_L = Open$	V _{CCA} = V _{CCB} = 1.2V	1.2				
C_{pdA}	capacitance per transceiver (B to A: outputs disabled)	$f = 1MHz$, $t_r = t_f = 1 \text{ ns}$	V _{CCA} = V _{CCB} = 1.5V	1.2	pF			
	, , ,		V _{CCA} = V _{CCB} = 1.8V	1.3				
			V _{CCA} = V _{CCB} = 2.5V	1.6				
			V _{CCA} = V _{CCB} = 3.3V	3.9				


5.14 Operating Characteristics: T_A = 25°C (continued)

PARAMETER		TES	ST CONDITIONS	MIN TYP	MAX	UNIT			
			$V_{CCA} = V_{CCB} = 0.7V$	9.3					
			$V_{CCA} = V_{CCB} = 0.8V$	11.7		pF pF			
			$V_{CCA} = V_{CCB} = 0.9V$	11.8					
	Power dissipation	C _L = 0, R _L = Open	$V_{CCA} = V_{CCB} = 1.2V$	11.9					
C _{pdB}	capacitance per transceiver (A to B: outputs enabled)	$f = 1MHz$, $t_r = t_f = 1 ns$	$V_{CCA} = V_{CCB} = 1.5V$	12.2		pF			
	,		$V_{CCA} = V_{CCB} = 1.8V$	12.9					
			$V_{CCA} = V_{CCB} = 2.5V$	16.3					
			$V_{CCA} = V_{CCB} = 3.3V$	18					
			$V_{CCA} = V_{CCB} = 0.7V$	2.6					
			$V_{CCA} = V_{CCB} = 0.8V$	11.7					
			$V_{CCA} = V_{CCB} = 0.9V$	11.8					
	Power dissipation	C _L = 0, R _L = Open	$V_{CCA} = V_{CCB} = 1.2V$	11.9					
C _{pdB}	capacitance per transceiver (A to B: outputs disabled)	$f = 1MHz$, $t_r = t_f = 1 ns$	$V_{CCA} = V_{CCB} = 1.5V$	12.2		pF			
	,		$V_{CCA} = V_{CCB} = 1.8V$	12.9					
			$V_{CCA} = V_{CCB} = 2.5V$	16.3					
			$V_{CCA} = V_{CCB} = 3.3V$	3.9					
			$V_{CCA} = V_{CCB} = 0.7V$	1.2					
			$V_{CCA} = V_{CCB} = 0.8V$	1.8					
			$V_{CCA} = V_{CCB} = 0.9V$	1.8					
	Power dissipation	C _L = 0, R _L = Open	$V_{CCA} = V_{CCB} = 1.2V$	1.7					
C _{pdB}	capacitance per transceiver (B to A: outputs enabled)	$f = 1MHz$, $t_r = t_f = 1 ns$	$V_{CCA} = V_{CCB} = 1.5V$	1.7		pF			
	,		$V_{CCA} = V_{CCB} = 1.8V$	1.7					
			$V_{CCA} = V_{CCB} = 2.5V$	2					
			$V_{CCA} = V_{CCB} = 3.3V$	2.5		1			
			$V_{CCA} = V_{CCB} = 0.7V$	1.1					
			$V_{CCA} = V_{CCB} = 0.8V$	1.8					
			$V_{CCA} = V_{CCB} = 0.9V$	1.8					
_	Power dissipation	$C_L = 0$, $R_L = Open$	V _{CCA} = V _{CCB} = 1.2V	1.7					
C _{pdB}	capacitance per transceiver (B to A: outputs disabled)	$f = 1MHz$, $t_r = t_f = 1 \text{ ns}$	V _{CCA} = V _{CCB} = 1.5V	1.7		pF			
	, ,		$V_{CCA} = V_{CCB} = 1.8V$	1.7					
			V _{CCA} = V _{CCB} = 2.5V	= 2.5V 2					
			$V_{CCA} = V_{CCB} = 3.3V$	2.1					

6 Parameter Measurement Information

Unless otherwise noted, all input pulses are supplied by generators having the following characteristics:

- f =1MHz
- $Z_0 = 50 \Omega$
- dv / dt ≤ 1 ns/V




A. C_L includes probe and jig capacitance.

Figure 6-1. Load Circuit

Parameter	V _{cco}	RL	CL	S1	V_{TP}
t _{pd}	1.1 V - 3.6 V	2 kΩ	15 pF	Open	N/A
l _{pd}	0.65 V - 0.95 V	20 kΩ	15 pF	Open	N/A
	3 V - 3.6 V	2 kΩ	15 pF	2 X V _{CCO}	0.3 V
. (1) . (1)	1.65 V - 2.7 V	2 kΩ	15 pF	2 X V _{CCO}	0.15 V
t _{en} ⁽¹⁾ , t _{dis} ⁽¹⁾	1.1 V - 1.6 V	2 kΩ	15 pF	2 X V _{CCO}	0.1 V
	0.65 V - 0.95 V	20 kΩ	15 pF	2 X V _{CCO}	0.1 V
	3 V - 3.6 V	2 kΩ	15 pF	GND	0.3 V
t _{en} (2), t _{dis} (2)	1.65V - 2.7 V	2 kΩ	15 pF	GND	0.15 V
ven y cus	1.1 V - 1.6 V	2 kΩ	15 pF	GND	0.1 V
	0.65 V - 0.95 V	20 kΩ	15 pF	GND	0.1 V


- A. Output waveform on the conditions that input is driven to a valid Logic Low.
- B. Output waveform on the condition that input is driven to a valid Logic High.

Figure 6-2. Load Circuit Conditions



- A. V_{CCI} is the supply pin associated with the input port.
- B. V_{OH} and V_{OL} are typical output voltage levels with specified R_L , C_L , and S_1 .

Figure 6-3. Propagation Delay



- A. Output waveform on the condition that input is driven to a valid Logic Low.
- B. Output waveform on the condition that input is driven to a valid Logic High.
- C. V_{CCO} is the supply pin associated with the output port.
- D. $\;\;$ V_{OH} and V_{OL} are typical output voltage levels with specified R_L, C_L, and S₁.


Figure 6-4. Enable Time And Disable Time

7 Detailed Description

7.1 Overview

The SN74AXC8T245 device is an 8-bit, dual-supply non-inverting transceiver with bidirectional voltage level translation. The I/O pins labeled with A and the control pins (DIR1, DIR2, and $\overline{\text{OE}}$) are supported by V_{CCA} , and the I/O pins labeled with B are supported by V_{CCB} . The A port and the B port are able to accept I/O voltages ranging from 0.65V to 3.6V.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Up-Translation and Down-Translation From 0.65V to 3.6V

Both supply pins are configured from 0.65V to 3.6V, which makes the device suitable for translating between any of the low voltage nodes (0.7V, 0.8V, 0.9V, 1.2V, 1.8V, 2.5V, and 3.3V).

7.3.2 Multiple Direction Control Pins

Two control pins are used to configure the 8 data I/Os. I/O channels 1 through 4 are grouped together and I/O channels 5 through 8 are banked together. The benefit of this is to permit simultaneous up-translation and down-translation within one device. This eliminates the need for multiple devices, where each device can only provide up-translation or down-translation sequentially. Simultaneous up and down translation is supported when both $V_{\rm CCA}$ and $V_{\rm CCB}$ are at least 1.40V.

7.3.3 I_{off} Supports Partial-Power-Down Mode Operation

This feature is to limit the leakage current of an I/O pin being driven to a voltage as large as 3.6V while having its corresponding power supply rail powered down. This is represented by the I_{off} parameter in the *Electrical Characteristics* table.

7.3.4 I/Os with Integrated Static Pull-Down Resistors

To help avoid floating inputs on the I/Os, this device has $288k\Omega$ typical integrated weak pull-downs on all data I/Os. This feature allows all inputs to be left floating without the concern for unstable outputs or increased current consumption. This also helps to reduce external component count for applications where not all channels are used or need to be fixed low. If an external pull-up is required, it should be no larger than $30k\Omega$ to avoid contention with the $288k\Omega$ internal pull-down.

7.4 Device Functional Modes

All control inputs are referenced to V_{CCA} and must be driven to a valid Logic High or Logic Low (that is, not floating) to assure proper device operation and to prevent excessive power consumption. Table 7-1 summarizes the possible modes of device operation based on the configuration of the control inputs.

	CONTROL INPUTS)	Signal Direction				
ŌĒ	DIR1	DIR2	Bits 1:4	Bits 5:8			
Н	X	X	Disabled (Hi-Z)				
L	L	L	B to A				
L	L	Н	B to A	A to B			
L	Н	L	A to B				
L	Н	Н	A to B	B to A			

Table 7-1. Function Table

⁽¹⁾ Input circuits of the data I/Os are always active and must be driven to a valid logic level.

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The SN74AXC8T245 device can be used in level-translation applications for interfacing devices or systems operating at different voltage nodes. Figure 9-1 depicts an application in which the SN74AXC8T245 device is up-translating a 0.7V input to a 3.3V output to interface between a system controller and a peripheral device.

8.2 Typical Application




Figure 8-1. Typical Application Schematic

8.2.1 Design Requirements

For this design example, use the parameters listed in Table 8-1.

Table 8-1. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUE
Input voltage range	0.65V to 3.6V
Output voltage range	0.65V to 3.6V

8.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- · Input voltage range
 - Use the supply voltage of the device that is driving the SN74AXC8T245 device to determine the input voltage range. For a valid logic high the value must exceed the V_{IH} of the input port. For a valid logic low the value must be less than the V_{IL} of the input port.
- · Output voltage range
 - Use the supply voltage of the device that the SN74AXC8T245 device is driving to determine the output voltage range.

8.2.3 Application Curve




Figure 8-2. Translation Up (0.7V to 3.3V) at 2.5MHz

8.3 Power Supply Recommendations

Always apply a ground reference to the GND pins first. There are no additional requirements for power supply sequencing.

This device was designed with various power supply sequencing methods in mind to help prevent unintended triggering of downstream devices. For more information regarding the power up glitch performance of the AXC family of level translators, see the *Power Sequencing for AXC Family of Devices* application report.

8.4 Layout

8.4.1 Layout Guidelines

For device reliability, follow common printed-circuit board layout guidelines.

- · Use bypass capacitors on power supplies.
- Use short trace lengths to avoid excessive loading.
- Place pads on the signal paths for loading capacitors or pullup resistors to help adjust rise and fall times of signals depending on the system requirements.

8.4.2 Layout Example




Figure 8-3. SN74AXC8T245 Device Layout Example

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, SN74AXC8245-Q1 Evaluation Module user's guide
- Texas Instruments, Implications of Slow or Floating CMOS Inputs application report
- · Texas Instruments, Power Sequencing for AXC Family of Devices application report

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AXC8T245PWR	ACTIVE	TSSOP	PW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AX8T245	Samples
SN74AXC8T245RHLR	ACTIVE	VQFN	RHL	24	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AX8T245	Samples
SN74AXC8T245RJWR	ACTIVE	UQFN	RJW	24	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	AX8T245	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

PACKAGE OPTION ADDENDUM

5-Dec-2023

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


OTHER QUALIFIED VERSIONS OF SN74AXC8T245:

Automotive : SN74AXC8T245-Q1

NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AXC8T245PWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
SN74AXC8T245RHLR	VQFN	RHL	24	3000	330.0	12.4	3.8	5.8	1.2	8.0	12.0	Q1
SN74AXC8T245RJWR	UQFN	RJW	24	3000	177.8	12.4	2.21	4.22	0.81	4.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

5-Dec-2023




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AXC8T245PWR	TSSOP	PW	24	2000	356.0	356.0	35.0
SN74AXC8T245RHLR	VQFN	RHL	24	3000	367.0	367.0	35.0
SN74AXC8T245RJWR	UQFN	RJW	24	3000	183.0	183.0	20.0



SMALL OUTLINE PACKAGE




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.


PLASTIC QUAD FLATPACK- NO LEAD



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.


PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

2 x 4, 0.4 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.


PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.